13.07.2015 Views

System Architecture Design

System Architecture Design

System Architecture Design

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

pSHIELD<strong>System</strong> <strong>Architecture</strong> <strong>Design</strong>PUAlso depending on application criticality, other forms of fault-tolerance may be used, such as staticredundancy (e.g. Triple Modular Redundancy - TMR) 12 or dynamic redundancy, such as stand-by spare.This redundancy may be applied for each one of the modules that constitute the pSHIELD Node, evenNano Node.6.1.1.2.2 Security and PrivacySecurity and privacy are assured by the Security/Privacy module. The level of security and privacydepends on the modules that are implemented, which may assure, for example, Data Encryption, DataDecryption, Generation of Cryptographic Keys, etc.6.1.1.3 Requirements for pSHIELD Power Node, Micro/Personal Node and Nano node6.1.1.3.1 HW/SW ImplementationA pSHIELD Node is deployed as a hardware/software platform, encompassing intrinsic, innovative SPDfunctionalities, providing proper services to the other pSHIELD Network and Middleware Adapters toenable the pSHIELD Composability and consequently the desired system SPD 13 .The three kinds of pSHIELD SPD Node each deploy a different configuration of Node Layer SPDfunctionalities of the pSHIELD framework and comprise a different type of complexity: Nano nodes,Micro/Personal nodes and Power nodes. Nano nodes are typically small ESD with limited hardware andsoftware resources, such as wireless sensors. Micro/Personal nodes are richer in terms of hardware andsoftware resources, network access capabilities, mobility, interfaces, sensing capabilities, etc. Powernodes offer high performance computing in one self-contained board offering data storage, networking,memory and (multi-)processing.The table below presents typical hardware deployed in each node type for every module of the pSHIELDSPD Node conceptual model.12“On the Reliability of Cascaded TMR <strong>System</strong>s”, Masashi Hamamatsu, Nomura Research Institute, Ltd., Yokohama-City, Japan,Tatsuhiro Tsuchiya Tohru Kikuno, Osaka University, Suita-City, Japan, 2010 Pacific Rim International Symposium on DependableComputing13 “Security and Dependability of Embedded <strong>System</strong>s: A Computer Architects’ Perspective” Jörg Henkel, University of Karlsruhe,Karlsruhe, Germany; Vijaykrishnan Narayanan, Pennsylvania State University, USA; Sri Parameswaran, University of New SouthWales, Australia; Roshan Ragel, University of Peradeniya, Sri Lanka VLSID '09 Proceedings of the 2009 22nd InternationalConference on VLSI <strong>Design</strong> EEE Computer Society Washington, DC, USA ©2009PUD2.3.2Issue 5 Page 74 of 122

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!