DATA SHEET - IEETA

More documents

Recommendations

Info

Philips Semiconductors Product specification 8-bit microcontroller with on-chip CAN P8xC592 13.5 Control Segment and Message Buffer description The CAN-controller appears to the CPU as a memory-mapped peripheral, guaranteeing the independent operation of both parts. 13.5.1 ADDRESS ALLOCATION The address area of the CAN-controller consists of the Control Segment and the message buffers. The Control Segment is programmed during an initialization down-load in order to configure communication parameters (e.g. bit timing). The communication over the CAN-bus is also controlled via this segment by the CPU. A message which is to be transmitted, must be written to the Transmit Buffer. ADDRESS handbook, 00H full pagewidth 0 CONTROL 01H 1 COMMAND 02H 2 STATUS 03H 3 INTERRUPT 04H 4 ACCEPTANCE CODE 05H 5 ACCEPTANCE MASK 06H 6 BUS TIMING 0 07H 7 BUS TIMING 1 08H 8 OUTPUT CONTROL 09H 9 TEST 0AH 10 IDENTIFIER, 0BH 11 RTR BIT, DATA LENGTH CODE 0CH 12 BYTE 1 0DH 13 BYTE 2 0EH 14 BYTE 3 0FH 15 BYTE 4 10H 16 BYTE 5 11H 17 BYTE 6 12H 18 BYTE 7 13H 19 BYTE 8 14H 20 IDENTIFIER, 15H 21 RTR BIT, DATA LENGTH CODE 16H 22 BYTE 1 17H 23 BYTE 2 18H 24 BYTE 3 19H 25 BYTE 4 1AH 26 BYTE 5 1BH 27 BYTE 6 1CH 28 BYTE 7 1DH 29 BYTE 8 control segment descriptor data field 1996 Jun 27 30 After a successful reception the CPU may read the message from the Receive Buffer and then release it for further use. 13.5.2 CONTROL SEGMENT LAYOUT The exchange of status, control and command signals between the CPU and the CAN-controller is performed in the control segment. The layout of this segment is shown in Fig.15. After an initial down-load, the contents of the registers Acceptance Code, Acceptance Mask, Bus Timing 0, Bus Timing 1 and Output Control should not be changed. These registers may only be accessed when the Reset Request bit in the Control Register is set HIGH (see Tables 30, 31 and 32). transmit buffer IDENTIFIER, RTR BIT, DATA LENGTH CODE BYTE 1 BYTE 2 BYTE 3 BYTE 4 BYTE 5 BYTE 6 BYTE 7 BYTE 8 Fig.15 CAN-controller internal address allocation. descriptor data field MGA160 - 1 receive buffer 0 or 1
Philips Semiconductors Product specification 8-bit microcontroller with on-chip CAN P8xC592 Table 30 CPU/CAN Register map BIT 7 6 5 4 3 2 1 0 Control Segment ADDRESS 0: CONTROL REGISTER TM S RA OIE EIE TIE RIE RR ADDRESS 1: COMMAND REGISTER RX0A RX1A WUM SLP COS RRB AT TR ADDRESS 2: STATUS REGISTER BS ES TS RS TCS TBS DO RBS ADDRESS 3: INTERRUPT REGISTER Reserved Reserved Reserved WUI OI EI TI RI ADDRESS 4: ACCEPTANCE CODE REGISTER AC.7 AC.6 AC.5 AC.4 AC.3 AC.2 AC.1 AC.0 ADDRESS 5: ACCEPTANCE MASK REGISTER AM.7 AM.6 AM.5 AM.4 AM.3 AM.2 AM.1 AM.0 ADDRESS 6: BUS TIMING REGISTER 0 SJW.1 SJW.0 BRP.5 BRP.4 BRP.3 BRP.2 BRP.1 BRP.0 ADDRESS 7: BUS TIMING REGISTER 1 SAM TSEG2.2 TSEG2.1 TESG2.0 TSEG1.3 TSEG1.2 TSEG1.1 TSEG1.0 ADDRESS 8: OUTPUT CONTROL REGISTER OCTP1 OCTN1 OCPOL1 OCTP0 OCTN0 OCPOL0 OCMODE1 OCMODE0 ADDRESS 9: TEST REGISTER (note 1) Reserved Reserved Map Internal Connect RX Connect TX Access Normal Float Output Register Buffer 0 Buffer CPU Internal Bus RAM Driver CPU Connect 1996 Jun 27 31
Page 1 and 2: DATA SHEET Product specification Su
Page 3 and 4: Philips Semiconductors Product spec
Page 29: Philips Semiconductors Product spec
Page 81 and 82:
Philips Semiconductors Product spec
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Page 99 and 100:
Page 101 and 102:
Page 103 and 104:
Page 105 and 106:
Page 107 and 108:
show all

DATA SHEET - IEETA

Create successful ePaper yourself

Delete template?

Save as template?