DATA SHEET - IEETA

Philips Semiconductors Product specification
8-bit microcontroller with on-chip CAN P8xC592
Table 1 Pin description for single function pins (SOT188-2; see note 1)
SYMBOL PIN DESCRIPTION
VDD 2 Power supply, digital part (+5 V). For normal operation and power reduced modes.
STADC 3 Start ADC operation. Input starting analog-to-digital conversion (note 2). This pin must not float.
PWM0 4 Pulse width modulation output 0.
PMW1 5 Pulse width modulation output 1.
EW 6 Enable Watchdog Timer (WDT): enable for T3 Watchdog Timer and disable Power-down mode.
This pin must not float.
RST 15 Reset: input to reset the P8xC592 (note 3).
CVSS 22 CAN ground potential for the CAN transmitter outputs.
XTAL2 33 Crystal pin 2: output of the inverting amplifier that forms the oscillator.
When an external clock oscillator is used this pin is left open-circuit.
XTAL1 34 Crystal pin 1: input to the inverting amplifier that forms the oscillator, and input to the internal clock
generator. Receives the external clock oscillator signal, when an external oscillator is used.
VSS 35 Ground, digital part.
PSEN 44 Program Store Enable: Read strobe to external Program Memory (active LOW).
Drive: 8 × LSTTL inputs.
ALE 45 Address Latch Enable: latches the Low-byte of the address during accesses to external memory
(note 4). Drive: 8 × LSTTL inputs; handles CMOS inputs without an external pull-up.
EA 46 External Access input. See note 5.
REF 55 1 ⁄2AVDD reference voltage output respectively input (note 6).
CRX1 56 Inputs from the CAN-bus line to the differential input comparator of the on-chip CAN-controller
CRX0 57 (note 7).
AVREF− 58 Low-end of ADC (analog-to-digital) conversion reference resistor.
AVREF+ 59 High-end of ADC (analog-to-digital) conversion reference resistor (note 8).
AVSS 60 Ground, analog part. For ADC, CAN receiver and reference voltage.
AVDD 61 Power supply, analog part (+5 V). For ADC, CAN receiver and reference voltage.
Notes
1. To avoid a ‘latch up’ effect at power-on: VSS − 0.5 V < ‘voltage on any pin at any time’ < VDD + 0.5 V.
2. Triggered by a rising edge. ADC operation can also be started by software.
3. RST also provides a reset pulse as output when timer T3 overflows or after a CAN wake-up from Power-down.
4. ALE is activated every six oscillator periods. During an external data memory access one ALE pulse is skipped.
5. See Section 7.1, Table 3 for EA operation. For P83Cxxx microcontrollers specified with the option ‘ROM-code
protection’, the EA pin is latched during reset and is ‘don't care’ after reset, regardless of whether the ROM-code
protection is selected or not.
1996 Jun 27 7