31.01.2013 Views

PhD Thesis - Cranfield University

PhD Thesis - Cranfield University

PhD Thesis - Cranfield University

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Chapter 7<br />

7.6 Battery Buck Mode - Charging mode (STATE 111)<br />

V out<br />

V batt<br />

D T1 , f sw<br />

C batt<br />

L batt<br />

i batt<br />

T1<br />

C DC<br />

D2<br />

R Load<br />

V in<br />

a) Current flow when T1 is ON b) Current flow when T1 is OFF<br />

182<br />

V out<br />

V batt<br />

C batt<br />

Figure 7.4 Active converter section during battery buck mode<br />

In the buck (charging) mode, the DC Bus voltage acts as the input voltage (V in) and the<br />

battery voltage is the output voltage (V out) of the converter. Switch T1 operates in a<br />

complementary manner with Diode D2. The duty cycle of T1 is represented by D T1 with a<br />

fixed switching frequency, f sw<br />

During the conduction period of T1, the voltage loop according to KVL is,<br />

dibatt<br />

V in −Vout<br />

− Lbatt<br />

= 0<br />

(7-19)<br />

dt<br />

on<br />

∆ibatt<br />

V in −Vout<br />

− Lbatt<br />

f = 0<br />

(7-20)<br />

D<br />

⇒ sw<br />

T1<br />

rearranging,<br />

( V = L ⋅ ∆i<br />

⋅ f<br />

(7-21)<br />

in −Vout ) DT1<br />

batt<br />

batt<br />

sw<br />

During the conduction period of Diode D2 ( when T1 is ‘off’), the KVL loop is,<br />

dibatt<br />

V out − Lbatt<br />

= 0<br />

(7-22)<br />

dt<br />

off<br />

∆ibatt<br />

V out − Lbatt<br />

f = 0<br />

(7-23)<br />

1−<br />

D )<br />

⇒ sw<br />

( T1<br />

i batt<br />

L batt<br />

T1<br />

C DC<br />

D2<br />

R Load<br />

V in

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!