08.02.2013 Views

course contents - ug - National Institute of Technology Karnataka

course contents - ug - National Institute of Technology Karnataka

course contents - ug - National Institute of Technology Karnataka

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

NATIONAL INSTITUTE OF TECHNOLOGY KARNATAKA, SURATHAKAL<br />

------------------------------------------------------------------------------------------------------------------<br />

EC402 MOS DEVICE MODELING (3-0-0) 3<br />

MOSFET overview; Two terminal MOS structure; Three terminal MOS structure ; The four terminal<br />

MOS structure ; Enhancement and Depletion mode transistors; Large Signal Modeling , limitations, Nonquasi-static<br />

modeling. Small signal modeling for low and medium frequencies, Noise-equivalent circuit<br />

model; Small signal modeling for high frequencies; MOSFET modeling for circuit simulation: types <strong>of</strong><br />

models, combining several effects into one physical model, parameter extraction, accuracy.<br />

Yannis Tsividis, Operation and Modeling <strong>of</strong> The MOS Transistor, Oxford University Press, 2004.<br />

Galup-Montoro & Schneider, MOSFET Modeling for Circuit Analysis & Design, World Scientific, 2007.<br />

Narain Arora, MOSFET Modeling for VLSI Simulation: Theory and Practice, World Scientific, 2007<br />

EC403 ACTIVE FILTERS & DATA CONVERTERS (3-0-0) 3<br />

Butterworth, Chebyshev & Inverse-Chebyshev filter response and pole locations; LC ladder filter �<br />

prototype & synthesis; Frequency transformation <strong>of</strong> lowpass filter. Impedance converters; Gm-C filters,<br />

Active-RC Filters<br />

Sample and Hold Circuits: Basic S/H circuit, bias dependency, bias independent S/H. D/A Converter �<br />

General considerations, Static non-idealities and Dynamic non-idealities; Current-steering DAC � Binary<br />

weighted DAC, Thermometer DAC, Design issues, Effect <strong>of</strong> Mismatches. A/D converter � General<br />

considerations, static and dynamic non-idealities. Flash ADC � Basic architecture, Design issues,<br />

Comparator and Latch, Effect <strong>of</strong> non-idealities, Interpolative and Folding architectures. Successive<br />

Approximation ADC; Pipeline ADC. Over sampling ADC � Noise shaping, Sigma-Delta modulator<br />

M.E. Van Valkenburg, Analog Filter Design, Oxford University Press, 1995.<br />

R. Schaumann and M.E. Van Valkenburg, Design <strong>of</strong> Analog Filters, Oxford University Press, 2003.<br />

Behzad Razavi, Principles <strong>of</strong> Data Conversion System Design, Wiley-IEEE Press, 1995<br />

Rudy J. van de Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters,<br />

Springer, 2003<br />

EC404 VLSI SYSTEMS AND ARCHITECTURE (3-0-0) 3<br />

Instruction set architectures <strong>of</strong> CISC, RISC and DSP Processors. CISC Instruction set implementation,<br />

Microprogramming approaches. Pipeline implementation <strong>of</strong> RISC instruction set. Implementation <strong>of</strong> DSP<br />

instruction set. Instruction level parallelism � Dynamic scheduling, Dynamic hardware prediction,<br />

hardware based speculation, ILP thro<strong>ug</strong>h s<strong>of</strong>tware approaches � VLIW, IA64 architecture as a case study,<br />

Memory hierarchy design, Multiprocessors, thread level parallelism and multi-core architectures, I/O<br />

buses. Arithmetic: Fixed point, Floating point and residue arithmetic, Multiply and Divide Algorithms,<br />

Issues in arithmetic system design Issues in the applications (optimizing the hardware � s<strong>of</strong>tware<br />

interface), ASIP, reconfigurable computing, Future microprocessor architectures.<br />

D. A. Patterson and J. Hennessy, Computer Architecture: A Quantitative Approach, Harcourt Asia, 2003.<br />

D. A. Patterson and J. Hennessy, Computer Organization and Design, Harcourt Asia, 1998.<br />

Flynn and Oberman, Advanced Computer Arithmetic Design, Wiley 2001<br />

Behrooz Parhami, Computer Arithmetic Algorithms and Hardware Design, Oxford, 2000.<br />

EC405 LOGIC SYNTHESIS & TECHNIQUES (3-0-0) 3<br />

Introduction to Computer aided synthesis and optimization. Hardware Modeling. Two level<br />

combinational logic optimization. Multiple level combinational optimization. Sequential logic<br />

optimization. Cell Library Binding. State <strong>of</strong> the art and future trends: System level synthesis and<br />

hardware s<strong>of</strong>tware co-design.<br />

Giovanni De Micheli, Synthesis and Optimization <strong>of</strong> Digital Circuits, McGraw Hill, 1994.<br />

Srinivas Devadas, Abhijith Ghosh and Kurt Keutzer, Logic Synthesis, Kluwer Academic, 1998.<br />

G. D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic<br />

Publishers, 1996.<br />

S. Hassoun and T. Sasao, (Editors), Logic Synthesis and Verification, Kluwer Academic publishers,<br />

2002.<br />

---------------------------------------------------------------------<br />

NITK-Course Contents(UG)2010 Page 47 <strong>of</strong> 134

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!