Enabler II-G Assiste GPS Integration Guide - Farnell
Enabler II-G Assiste GPS Integration Guide - Farnell
Enabler II-G Assiste GPS Integration Guide - Farnell
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Enfora <strong>Enabler</strong> <strong>II</strong>I-G<br />
Modem <strong>Integration</strong> <strong>Guide</strong><br />
6.4. Circuit Protection<br />
Other than very low level ESD protection within the module’s integrated circuits, the module does<br />
not have any protection against ESD events or other excursions that exceed the specified<br />
operating parameters.<br />
Generally, ESD protection (typically TVS/Transzorb devices) should be added to all signals that<br />
leave the host board. This includes V /V .<br />
BAT CC<br />
Series resistors (typically 47 Ω) can also be added in series with data lines to limit the peak<br />
current during a voltage excursion.<br />
Minimum ESD Protection Levels ESD/Input Voltage<br />
Pin #’s ESD Test Method Min Nom/ High/ Units<br />
Avg Peak<br />
Pins 11 – 24, Human Body Model<br />
500 V<br />
26-34, 36, 38, EIA/JEDEC22-A114-A<br />
40, 42, 48, 50, Charge Device Model<br />
200 V<br />
52, 58, 60, 62,<br />
64, 66,68, 70,<br />
72, 78, 80, 82<br />
EIA/JEDEC22-C101-A<br />
Pins (all Human Body Model EIA/JEDEC22- 2000 V<br />
VBUS/PWR), A114-A<br />
5 – 10, 35, 37, Charge Device Model EIA/JEDEC22- 500 V<br />
47, 49, 51, 52,<br />
53, 55 – 57, 59,<br />
61, 63, 65, 67<br />
C101-A<br />
Caution – It is the Integrator’s responsibility to protect<br />
the <strong>Enabler</strong> <strong>II</strong>I-G module from electrical disturbances<br />
and excursions, which exceed the specified operating<br />
parameters.<br />
GSM0308PB001 34 Version 1.03– 7/17/2007
Change language