Enabler II-G Assiste GPS Integration Guide - Farnell
Enabler II-G Assiste GPS Integration Guide - Farnell
Enabler II-G Assiste GPS Integration Guide - Farnell
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Enfora <strong>Enabler</strong> <strong>II</strong>I-G<br />
Modem <strong>Integration</strong> <strong>Guide</strong><br />
6.6.27. Headset Detect (Pin 47)<br />
Headset Plug/Unplug detection. This pin is used to automatically switch to the headset audio path when<br />
enabled with AT$VSELECT=3. The device will default to handset when no Headset is detected.<br />
• 2 modes:<br />
Module already ON (Battery connected, VRIO ON) and plug event;<br />
Module OFF and plug event: the plug detection will be effective once VRIO is set ON<br />
• Plug and unplug detections are digitally debounced (debouncing time = 8 ms).<br />
• The jack plug detection feature is addressed through the HSDET pin. The integrated pull up,<br />
connected to the pin, forces a high level (VBAT) when the headset load is not connected. At jack<br />
insertion headset load connection (32 Ω) imposes a low level on that node (Headset left channel):<br />
as an example HSDET = 1 mV after jack plug for VBAT = 4 V.<br />
• Input comparator threshold voltages are defined as VTlow = VBAT/2 – 100 mV and VThigh =<br />
VBAT/2 + 100 mV, VBATmin = 3.2 V. The plug and unplug detection remains functional if there is<br />
no signal from HSOL amplifier output (stereo path is OFF) or if there is a signal from HSOL<br />
(stereo path is ON): maximum level on HSOL when the stereo path is ON is 1 Vp-p which stays<br />
far enough from the comparator threshold levels VBATmin/2 – 100 mV and VBATmin/2 +<br />
100 mV.<br />
• Jack plug detection is functional if a plug event occurs before the power up of the module or if the<br />
plug event occurs after the power up of the module: analog detection part is always active if the<br />
battery is connected. Detection interrupts will be generated once the VRIO regulator is power up<br />
during the module power up sequence.<br />
• A level change on HSDET pin is sensed by a Schmitt trigger to provide a jack detection signal to<br />
the audio digital control. The audio digital control receives the detection signal and proceeds to a<br />
digital debouncing (time: 8 ms = 256 * 32 kHz clock periods) before sensing that a plug event<br />
happened on the jack connector.<br />
Headset Detect Parameter/Conditions MIN TYP MAX UNIT<br />
Low level input voltage VIL<br />
0.3 * V<br />
related to VBAT<br />
VBAT<br />
High level input voltage VIH<br />
related to VBAT<br />
0.7 *<br />
VBAT<br />
Current with pull-up -40 -31 -15 μA<br />
GSM0308PB001 59 Version 1.03– 7/17/2007<br />
V