22.01.2014 Views

download searchable PDF of Circuit Design book - IEEE Global ...

download searchable PDF of Circuit Design book - IEEE Global ...

download searchable PDF of Circuit Design book - IEEE Global ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

74 Ladder Network Analysis<br />

impedance, which is always calculated for a resistance or an inductance, must<br />

be inverted. A similar test <strong>of</strong> opposite properties is made for the capacitance<br />

subroutine (line 9300), where it is most convenient to calculate the admittance<br />

and invert it if the branch number is even. The Q parameter has been applied<br />

to add a series resistance to inductors and a parallel conductance to capacitors<br />

according to<br />

Z=R+jX=X(d+jl);<br />

(4.4)<br />

Y = G +jB = B(d +j I),<br />

(4.5)<br />

where the decrement d is equal to I/Q (line 1150). Also, X=wL and B=wC.<br />

Note that a lossless element may be described by Q =0 and yet avoid a<br />

"divide-by-zero" in the decrement calculation because <strong>of</strong> the test and replacement<br />

in line 1140, which sets Q= IEIO. There is some question as to whether<br />

Q is frequency independent. It is always possible to calculate Q in an arbitrary<br />

way in subroutines 9200 and 9300, where the frequency information is<br />

available. However the decrement is determined, inversion <strong>of</strong> (4.4) or (4.5)<br />

requires the identity<br />

I d-jl<br />

d +j I = d2 + I . (4.6)<br />

This is coded in lines 9240-9260, which are potentially in common between<br />

subroutines 9200 and 9300.<br />

Example 4.1. Run Program B4-1 for the three examples specified in Figure<br />

4.3. The topological input is terminated by entering 0,0, O. Note that any<br />

number <strong>of</strong> frequencies may be analyzed sequentially once the basic information<br />

has been input.<br />

The input impedance is calculated last by lines 9955~9985;<br />

discussed in Section 4.5.1.<br />

these will be<br />

4.1.5. Branch Topology Levels and Packing. The flexibility <strong>of</strong> the topological<br />

description may be extended considerably by defining brancb levels, as<br />

illustrated in Figure 4.4. The analysis program keeps track <strong>of</strong> which branch<br />

number is being processed, and even-numbered branches are processed using<br />

a branch impedance value. If the branch were to contain several paralleled<br />

elements, their admittance should be calculated, added, and then inverted to<br />

give the branch impedance. This state <strong>of</strong> paralleling admittances in an<br />

even-numbered branch will be called level I. Suppose that the branches to be<br />

paralleled are composed <strong>of</strong> elements in series; then these impedances should<br />

first be added, and the separate results should be inverted, so that the level-I<br />

operation can proceed. The state <strong>of</strong> adding series impedances to obtain<br />

subsets to be paralleled in an even-numbered branch is called level 2. Branch<br />

2 in Figure 4.4 contains two level-2 subset branches and one level-I branch.<br />

The dual case is shown in branch 5 <strong>of</strong> Figure 4.4.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!