13.07.2015 Views

In-flight upset - 154 km west of Learmonth, WA, 7 October 2008,

In-flight upset - 154 km west of Learmonth, WA, 7 October 2008,

In-flight upset - 154 km west of Learmonth, WA, 7 October 2008,

SHOW MORE
SHOW LESS
  • No tags were found...

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

• A non-destructive, unrecoverable change, or firm error. 222 These include singleevent functional interrupts (SEFI), in which the device ceases to functionproperly until its power is cycled.• A destructive, permanent change, or hard error. These include single eventlatchups (SEL) and are the result <strong>of</strong> permanent damage to a component that isnot recoverable even by cycling the power OFF and ON.<strong>In</strong> common usage, both s<strong>of</strong>t and firm errors can be referred to as SEU.About 1% <strong>of</strong> SEEs affect more than one binary digit (bit) with a single particleinteraction, known as a multiple bit <strong>upset</strong> (MBU).Sensitivity to SEEThe probability <strong>of</strong> an SEE event occurring to any given system is dependent onnumerous factors, including the:• flux, energy and type <strong>of</strong> particles present at the system’s position• energy, location and direction <strong>of</strong> a striking particle• sensitivity <strong>of</strong> a struck chip, including the number and size <strong>of</strong> internal transistors,and the amount <strong>of</strong> charge accumulation required to affect a transistor.Any active electronic component or device can be susceptible to SEE, especiallydigital devices such as CPUs, memory, and other digital integrated circuits. As thechip density <strong>of</strong> integrated circuit components has increased greatly in recentdecades, digital systems have generally become more sensitive to SEEs thanpreviously. <strong>In</strong> particular, memory chips and central processing units (CPUs) aretypically most sensitive as they have the highest transistor densities, although anykind <strong>of</strong> silicon chip may experience SEEs. Chip designs with higher componentdensities can also be more susceptible to MBU.An integrated circuit’s sensitivity to SEE varies throughout production due tonormal variations in materials and dimensions from time to time. For integratedcircuits produced in the late 1980s and early 1990s, the sensitivity to SEE betweenbatches can be as much as a factor <strong>of</strong> 10, and a factor <strong>of</strong> two to three betweenintegrated circuits within the same batch. Sometimes a specific variation will beunintentionally introduced into a batch that will make the components significantlymore or less susceptible. A component that has had an SEE can sometimes becomemore vulnerable to subsequent SEE due to physical changes in its internal structure.Passive devices such as analogue filters, capacitors, and resistors are not generallyconsidered susceptible since their behaviour does not change significantly with thesmall charge transfers typical <strong>of</strong> SEE events.Effects <strong>of</strong> SEEComputer systems are generally very complex, incorporating large amounts <strong>of</strong>processing, transmission/reception, memory, and other devices. Within a single chipsuch as a CPU, thousands <strong>of</strong> computations are conducted every second and different222Elsewhere in this report, usage <strong>of</strong> the term ‘s<strong>of</strong>t error’ includes firm errors.- 262 -

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!