01.08.2013 Views

Chapter 08 Power, Reset, and Clock Management (PRCM).pdf

Chapter 08 Power, Reset, and Clock Management (PRCM).pdf

Chapter 08 Power, Reset, and Clock Management (PRCM).pdf

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

www.ti.com <strong>Power</strong>, <strong>Reset</strong>, <strong>and</strong> <strong>Clock</strong> <strong>Management</strong><br />

Table 8-28. CM_PER_L4LS_CLKSTCTRL Register Field Descriptions (continued)<br />

Bit Field Type <strong>Reset</strong> Description<br />

1-0 CLKTRCTRL R/W 2h Controls the clock state transition of the L4 SLOW clock domain in<br />

PER power domain.<br />

0x0 = NO_SLEEP : NO_SLEEP: Sleep transition cannot be initiated.<br />

Wakeup transition may however occur.<br />

0x1 = SW_SLEEP : SW_SLEEP: Start a software forced sleep<br />

transition on the domain.<br />

0x2 = SW_WKUP : SW_WKUP: Start a software forced wake-up<br />

transition on the domain.<br />

0x3 = Reserved : Reserved.<br />

SPRUH73E–October 2011–Revised May 2012 <strong>Power</strong>, <strong>Reset</strong>, <strong>and</strong> <strong>Clock</strong> <strong>Management</strong> (<strong>PRCM</strong>)<br />

Submit Documentation Feedback<br />

Copyright © 2011–2012, Texas Instruments Incorporated<br />

681

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!