16.11.2012 Views

Optimod-Surround 8685 V1.0 Operating Manual - Orban

Optimod-Surround 8685 V1.0 Operating Manual - Orban

Optimod-Surround 8685 V1.0 Operating Manual - Orban

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

OPTIMOD SURROUND PROCESSOR TECHNICAL DATA 6-9<br />

field-repairable.<br />

2. Color LCD Display<br />

The color LCD is an active-matrix quarter-VGA panel. The CPU addresses its controller<br />

chip through the CPU’s ISA bus. The controller is on a board sandwiched between<br />

the CPU module and the base board: The graphics controller plugs into the base<br />

board and the CPU module plugs into the graphics controller.<br />

The backlight on the display has a finite lifetime (normally a few years of continuous<br />

operation). Therefore, the <strong>8685</strong> always implements a screen-saver timeout. This is<br />

not user-adjustable.<br />

Input Circuits<br />

This circuitry interfaces the digital inputs to the DSP. The digital input receivers accepts<br />

AES3-format digital audio signals from the digital input connector and sample<br />

rate-converts them as necessary. The digital audio from the A/D and SRC is transmitted<br />

to the DSP.<br />

1. Digital Input Receiver and Sample Rate Converter (SRC)<br />

Located on Input/output board<br />

The digital input receivers IC301A, 302A, 303A, 401A, 402A accept digital audio<br />

signals using the AES3id interface format (AES3-1992). They apply their outputs<br />

to sample rate converters IC304B, 305B, 306B. These accept and sample-rate convert<br />

any of the “standard” 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, and 96 kHz rates<br />

in addition to any digital audio sample rate within the range of 32 kHz and 96<br />

kHz. The SRC converts the input sample rate to 48 kHz for processing by the DSP.<br />

Receiver IC403A accepts sync signals in AES3id or AES11id format from J403A.<br />

The signal at J403A is also applied to word clock receiver/PLL receiver IC501. Either<br />

IC403A or IC501 generates a reference sample rate for the <strong>8685</strong>’s output<br />

sample rate converters.<br />

These chips are surface-mounted and not field-replaceable without surfacemount<br />

rework equipment.<br />

SDI Option:<br />

The digital input receivers for the AES3id inputs are U300A, U302A, and U304A.<br />

The associated sample rate converters are U301B, U303B, and U305B.<br />

The sample rate converters for SDI audio input channels 1/2, 3/4, 5/6, and 7/8 are<br />

U400A, U400B, U401A, and U401B respectively.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!