11.07.2015 Views

Intel 631xESB/632xESB I/O Controller Hub - Viglen Download

Intel 631xESB/632xESB I/O Controller Hub - Viglen Download

Intel 631xESB/632xESB I/O Controller Hub - Viglen Download

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

21.1 PCI Configuration Registers (LPC I/F – D31:F0) ................................................... 66521.1.1 VID – Vendor Identification Register (LPC I/F – D31:F0).......................... 66621.1.2 DID – Device Identification Register (LPC I/F – D31:F0) .......................... 66621.1.3 PCICMD – PCI COMMAND Register (LPC I/F – D31:F0) ............................ 66621.1.4 PCISTS – PCI Status Register (LPC I/F – D31:F0) ................................... 66721.1.5 RID – Revision Identification Register (LPC I/F – D31:F0) ........................ 66721.1.6 PI – Programming Interface Register (LPC I/F – D31:F0).........................66821.1.7 SCC – Sub Class Code Register (LPC I/F – D31:F0).................................66821.1.8 BCC – Base Class Code Register (LPC I/F – D31:F0) ............................... 66821.1.9 PLT – Primary Latency Timer Register (LPC I/F – D31:F0) ....................... 66821.1.10 HEADTYP – Header Type Register (LPC I/F – D31:F0) .............................66821.1.11 SS – Sub System Identifiers Register (LPC I/F – D31:F0) ........................ 66821.1.12 PMBASE – ACPI Base Address Register (LPC I/F – D31:F0) ...................... 66921.1.13 ACPI_CNTL – ACPI Control Register (LPC I/F – D31:F0)........................... 66921.1.14 GPIOBASE – GPIO Base Address Register (LPC I/F – D31:F0)................. 67021.1.15 GC – GPIO Control Register (LPC I/F – D31:F0)...................................... 67021.1.16 PIRQ[n]_ROUT – PIRQ[A,B,C,D] Routing Control Register(LPC I/F – D31:F0)............................................................................. 67021.1.17 SIRQ_CNTL – Serial IRQ Control Register(LPC I/F – D31:F0)............................................................................. 67121.1.18 PIRQ[n]_ROUT – PIRQ[E,F,G,H] Routing Control Register(LPC I/F – D31:F0)............................................................................. 67121.1.19 LPC_I/O_DEC – I/O Decode Ranges Register(LPC I/F – D31:F0)............................................................................. 67221.1.20 LPC_EN – LPC I/F Enables Register (LPC I/F – D31:F0) ........................... 67221.1.21 GEN1_DEC – LPC I/F Generic Decode Range 1 Register(LPC I/F – D31:F0)............................................................................. 67321.1.22 GEN2_DEC – LPC I/F Generic Decode Range 2 Register(LPC I/F – D31:F0)............................................................................. 67421.1.23 FWH_SEL1 – Firmware <strong>Hub</strong> Select 1 Register(LPC I/F – D31:F0)............................................................................. 67421.1.24 FWH_SEL2 – Firmware <strong>Hub</strong> Select 2 Register(LPC I/F – D31:F0)............................................................................. 67521.1.25 FWH_DEC_EN1 – Firmware <strong>Hub</strong> Decode Enable Register(LPC I/F – D31:F0)............................................................................. 67521.1.26 BIOS_CNTL – BIOS Control Register(LPC I/F – D31:F0)............................................................................. 67721.1.27 RCBA – Root Complex Base Address Register(LPC I/F – D31:F0)............................................................................. 67721.2 DMA I/O Registers (LPC I/F – D31:F0)................................................................ 67721.2.1 DMABASE_CA – DMA Base and Current AddressRegisters (LPC I/F – D31:F0) ...............................................................67921.2.2 DMABASE_CC – DMA Base and Current Count Registers(LPC I/F – D31:F0)............................................................................. 67921.2.3 DMAMEM_LP – DMA Memory Low Page Registers(LPC I/F – D31:F0)............................................................................. 68021.2.4 DMACMD – DMA Command Register (LPC I/F – D31:F0).......................... 68021.2.5 DMASTA – DMA Status Register (LPC I/F – D31:F0)................................ 68121.2.6 DMA_WRSMSK – DMA Write Single Mask Register(LPC I/F – D31:F0)............................................................................. 68121.2.7 DMACH_MODE – DMA Channel Mode Register(LPC I/F – D31:F0)............................................................................. 68221.2.8 DMA Clear Byte Pointer Register (LPC I/F – D31:F0) ............................... 68221.2.9 DMA Master Clear Register (LPC I/F – D31:F0)....................................... 68321.2.10 DMA_CLMSK – DMA Clear Mask Register (LPC I/F – D31:F0).................... 68321.2.11 DMA_WRMSK – DMA Write All Mask Register(LPC I/F – D31:F0)............................................................................. 68321.3 Timer I/O Registers (LPC I/F – D31:F0) .............................................................. 68320 <strong>Intel</strong> ® <strong>631xESB</strong>/<strong>632xESB</strong> I/O <strong>Controller</strong> <strong>Hub</strong> Datasheet

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!