Intel Pentium III Processor for the SC242 at 450 MHz to 1.0 GHz

More documents

Recommendations

Info

Electrical SpecificationsFigure 2. AGTL+ Bus TopologyPentium IIIProcessorASICPentium IIIProcessor2.2 Clock Control and Low Power StatesPentium III processors allow the use of AutoHALT, Stop-Grant, Sleep, and Deep Sleep states toreduce power consumption by stopping the clock to internal sections of the processor, dependingon each particular state. See Figure 3 for a visual representation of the Pentium III processor lowpower states.Figure 3. Stop Clock State Machine2. Auto HALT Power Down StateBCLK running.Snoops and interrupts allowed.HALT Instruction andHALT Bus Cycle GeneratedINIT#, BINIT#, INTR,SMI#, RESET# ,NMI1. Normal StateNormal execution.STPCLK# AssertedSnoopEventOccursSnoopEventServicedSTPCLK# De-assertedand Stop-Grant Stateentered fromAutoHALTSTPCLK#AssertedSTPCLK#De-asserted4. HALT/Grant Snoop StateBCLK running.Service snoops to caches.Snoop Event OccursSnoop Event Serviced3. Stop Grant StateBCLK running.Snoops and interrupts allowed.SLP#AssertedSLP#De-asserted5. Sleep StateBCLK running.No snoops or interrupts allowed.BCLKInputStoppedBCLKInputRestarted6. Deep Sleep StateBCLK stopped.No snoops or interrupts allowed.PCB75714 Datasheet
Electrical SpecificationsFor the processor to fully realize the low current consumption of the Stop-Grant, Sleep, and DeepSleep states, a Model Specific Register (MSR) bit must be set. For the MSR at 02Ah (Hex), bit 26must be set to a ‘1’ (this is the power on default setting) for the processor to stop all internal clocksduring these modes. For more information, see the Intel Architecture Software Developer’sManual, Volume 3: System Programming Guide (Document Number 243192).Due to the inability of processors to recognize bus transactions during the Sleep and Deep Sleepstates, 2-way MP systems are not allowed to have one processor in Sleep/Deep Sleep state and theother processor in Normal or Stop-Grant state simultaneously.2.2.1 Normal State—State 1This is the normal operating state for the processor.2.2.2 AutoHALT Powerdown State—State 2AutoHALT is a low power state entered when the processor executes the HALT instruction. Theprocessor will transition to the Normal state upon the occurrence of SMI#, BINIT#, INIT#, orLINT[1:0] (NMI, INTR). RESET# will cause the processor to immediately initialize itself.The return from a System Management Interrupt (SMI) handler can be to either Normal Mode orthe AutoHALT Power Down state. See the Intel Architecture Software Developer's Manual,Volume III: System Programmer's Guide (Document Number 243192) for more information.FLUSH# will be serviced during the AutoHALT state, and the processor will return to theAutoHALT state.The system can generate a STPCLK# while the processor is in the AutoHALT Power Down state.When the system deasserts the STPCLK# interrupt, the processor will return execution to theHALT state.2.2.3 Stop-Grant State—State 3The Stop-Grant state on the processor is entered when the STPCLK# signal is asserted.Since the AGTL+ signal pins receive power from the system bus, these pins should not be driven(allowing the level to return to VTT) for minimum power drawn by the termination resistors in thisstate. In addition, all other input pins on the system bus should be driven to the inactive state.BINIT# and FLUSH# will not be serviced during Stop-Grant state.RESET# will cause the processor to immediately initialize itself, but the processor will stay inStop-Grant state. A transition back to the Normal state will occur with the deassertion of theSTPCLK# signal.A transition to the HALT/Grant Snoop state will occur when the processor detects a snoop on thesystem bus (see Section 2.2.4). A transition to the Sleep state (see Section 2.2.5) will occur with theassertion of the SLP# signal.While in Stop-Grant State, SMI#, INIT#, and LINT[1:0] will be latched by the processor, and onlyserviced when the processor returns to the Normal state. Only one occurrence of each event will berecognized and serviced upon return to the Normal state.Datasheet 15
Page 1 and 2: Intel ® Pentium ® III Processor f
Page 3 and 4: Contents1.0 Introduction...........
Page 5 and 6: Figures1 Second Level (L2) Cache Im
Page 7 and 8: 18 System Bus AC Specifications (TA
Page 9 and 10: Introduction1.0 IntroductionThe Int
Page 11 and 12: Introduction1.1.2 Processor Naming
Page 13: Electrical Specifications2.0 Electr
Page 17 and 18: Electrical Specifications2.2.7 Cloc
Page 19 and 20: Electrical SpecificationsTable 3.Vo
Page 21 and 22: Electrical SpecificationsTable 4.Sy
Page 23 and 24: Electrical SpecificationsFigure 5.
Page 25 and 26: Electrical SpecificationsTable 7.Ab
Page 27 and 28: Electrical SpecificationsTable 8. V
Page 29 and 30: Electrical SpecificationsTable 8. V
Page 31 and 32: Electrical SpecificationsTable 9.AG
Page 33 and 34: Electrical SpecificationsThe timing
Page 35 and 36: Electrical SpecificationsTable 14.
Page 37 and 38: Electrical SpecificationsTable 18.
Page 39 and 40: Electrical SpecificationsFigure 11.
Page 41 and 42: Signal Quality Specifications3.2 AG
Page 43 and 44: Signal Quality Specifications3.2.4
Page 45 and 46: Signal Quality SpecificationsTable
Page 47 and 48: Signal Quality SpecificationsTable
Page 49 and 50: Thermal Specifications and Design C
Page 55 and 56: S.E.C.C. and S.E.C.C.2 Mechanical S
Page 65 and 66:
S.E.C.C. and S.E.C.C.2 Mechanical S
Page 67 and 68:
Page 69 and 70:
Page 71 and 72:
Intel ® Pentium ® III Processor f
Page 73 and 74:
Page 75 and 76:
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Boxed Processor SpecificationsFigur
Page 91 and 92:
Boxed Processor SpecificationsBaseb
Page 93 and 94:
Intel ® Pentium ® III Processor S
Page 95 and 96:
Page 97 and 98:
Page 99 and 100:
Page 101:
show all

Intel Pentium III Processor for the SC242 at 450 MHz to 1.0 GHz

Create successful ePaper yourself

Delete template?

Save as template?