25.12.2013 Views

LOGIC DESIGN LABORATORY MANUAL - VTU e-Learning Centre

LOGIC DESIGN LABORATORY MANUAL - VTU e-Learning Centre

LOGIC DESIGN LABORATORY MANUAL - VTU e-Learning Centre

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Logic Design Laboratory Manual 45<br />

___________________________________________________________________________<br />

4) PARALLEL IN SERIAL OUT (PISO)<br />

Clock<br />

Input<br />

Terminal<br />

Shift<br />

Pulses<br />

Q A Q B Q C Q D<br />

- - X X X X<br />

CLK 2 t1 1 0 1 0<br />

CLK 2 t2 X 1 0 1<br />

0 t3 X X 1 0<br />

1 t4 X X X 1<br />

X t5 X X X X<br />

VCC<br />

QA<br />

QB<br />

QC<br />

QD<br />

CLK1<br />

CLK2<br />

14<br />

13 12<br />

11<br />

10<br />

9<br />

8<br />

IC 7495<br />

1<br />

2<br />

3<br />

4<br />

5<br />

6<br />

7<br />

SERIAL<br />

INPUT<br />

(Right<br />

Shift)<br />

A<br />

B<br />

C<br />

PARALLEL<br />

INPUTS<br />

D<br />

MODE GND<br />

CONTROL<br />

RESULT: The various operations of a shift register is verified

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!