Synchronous Latency Insensitive Design - ICS
Synchronous Latency Insensitive Design - ICS
Synchronous Latency Insensitive Design - ICS
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Multiple clocks<br />
FIFO synchronization can be extended to<br />
rationally related clocks<br />
(FIFO used for mitigation of delays and introduced clock jitter)<br />
Chakraborty 2003,<br />
(Our proposal 2004)<br />
Write<br />
pointer<br />
Read<br />
pointer<br />
Jitter<br />
accepted<br />
Chakraborty extended his scheme to any clock frequency relation<br />
Christer Svensson, ASYNC 2004 33