04.05.2015 Views

Experiment Proposal - opera - Infn

Experiment Proposal - opera - Infn

Experiment Proposal - opera - Infn

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

more than 60 views/s recognising all micro tracks with tanθ ≤ 0.4 rad. The current view size is<br />

150 × 120 µm 2 and thus 20 cm 2 film surface or more can be processed in one hour by one system. Since<br />

the S-UTS exploits the same basic algorithms of the UTS, it is expected to have similar measurement<br />

accuracy and efficiency.<br />

Key features of the S-UTS are the high speed CCD camera with 3 kHz frame rate (120 Hz for the<br />

UTS) and a piezo-controlled moving objective-lens, synchronised to the stage motion in order to avoid<br />

go-stop of the microscope stage while taking images. A schematic block diagram of the S-UTS is shown<br />

in Fig. 110.<br />

Two solutions to avoid go-stop of the stage are being considered, as shown in Fig. 111. Type A<br />

implies moving the objective lens along both the horizontal and the vertical axes, to compensate the<br />

stage displacement while taking images. Type B consists of moving the objective lens only along the<br />

vertical axis and correcting for the horizontal stage displacement on the image data stored in memory.<br />

Type A has advantages of requiring less light power and simpler electronics. The disadvantage of Type<br />

A is the requirement of a rather accurate control of the objective lens. Type B has opposite features,<br />

since it needs more light power and complex electronics but requires a simpler objective lens control.<br />

LVDS×25bit<br />

15Gbit/sec<br />

Digital Filter<br />

Pixel Packer<br />

ISA<br />

Z<br />

CCD<br />

512 × 504 pixel<br />

3k frame/sec<br />

PCI<br />

(U)<br />

(V)<br />

XY stage and light<br />

PCI<br />

(16 FPGA+32 SSRAM+<br />

CPU) × 8<br />

100k trial / sec<br />

PCI bus bridge<br />

X,Y,Z(,U,V) axes<br />

and light control<br />

Host PC1 Host PC2<br />

Image Acquisition Recognize<br />

Control<br />

Micro tracks<br />

Super UTS<br />

Host PC3<br />

Recognize<br />

Base Tracks<br />

Data Base (LAN)<br />

Figure 110: The schematic diagram of the S-UTS being developed.<br />

143

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!