Intel 80310 I/O Processor Chipset AAU Coding Techniques

More documents

Recommendations

Info

Intel ® 80310 I/O Processor Chipset AAU Coding TechniquesMMU Functions for Intel ® XScale Microarchitecturemcr p15, 0, ip, c7, c10, 4@ Drain Write (& Fill) Buffermcr p15, 0, ip, c9, c2, 1@ Unlock cachemov pc, lr/** Needed to determine the length of the code that needs to be copied.*/.align5ENTRY(xscale_cache_dummy)mov pc, lr/* ================================== TLB ================================= *//** cpu_xscale_tlb_invalidate_all()** Invalidate all TLB entries*/.align5ENTRY(cpu_xscale_tlb_invalidate_all)mcr p15, 0, ip, c7, c10, 4@ Drain Write (& Fill) Buffermcr p15, 0, ip, c8, c7, 0@ invalidate I & D TLBscpwait_ret lr, ip/** cpu_xscale_tlb_invalidate_range(start, end)** invalidate TLB entries covering the specified range** start: range start address* end: range end address*/.align5ENTRY(cpu_xscale_tlb_invalidate_range)88 White Paper
Intel ® 80310 I/O Processor Chipset AAU Coding TechniquesMMU Functions for Intel ® XScale Microarchitecturebic r0, r0, #(PAGESIZE - 1) & 0x00ffbic r0, r0, #(PAGESIZE - 1) & 0xff00mcr p15, 0, ip, c7, c10, 4@ Drain Write (& Fill) Buffer1: mcr p15, 0, r0, c8, c6, 1@ invalidate D TLB entrymcr p15, 0, r0, c8, c5, 1@ invalidate I TLB entryadd r0, r0, #PAGESIZEcmp r0, r1blo 1bcpwait_ret lr, ip/** cpu_xscale_tlb_invalidate_page(page, flags)** invalidate the TLB entries for the specified page.** page: page to invalidate* flags: non-zero if we include the I TLB*/.align5ENTRY(cpu_xscale_tlb_invalidate_page)mcr p15, 0, ip, c7, c10, 4@ Drain Write (& Fill) Bufferteq r1, #0mcr p15, 0, r0, c8, c6, 1@ invalidate D TLB entrymcrnep15, 0, r3, c8, c5, 1@ invalidate I TLB entrycpwait_ret lr, ip/* ================================ TLB LOCKING==============================** The Intel ® XScale microarchitecture implements support for locking entries into* the Instruction and Data TLBs. The following functions provide the* low level support for supporting these under Linux. xscale-lock.c* implements some higher level management code. Most of the following* is taken straight out of the Developer's Manual.*/White Paper 89
Page 1:
Intel ® 80310 I/O ProcessorChipset
Page 6 and 7:
Revision HistoryRevision HistoryDat
Page 8 and 9:
Intel ® 80310 I/O Processor Chipse
Page 11 and 12:
Page 13 and 14:
Page 15 and 16:
Page 17 and 18:
Page 19 and 20:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39: Intel ® 80310 I/O Processor Chipse
Page 87: Intel ® 80310 I/O Processor Chipse
show all

Intel 80310 I/O Processor Chipset AAU Coding Techniques

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?