NoC design and optimization for Multi-core media processors

More documents

Recommendations

Info

CHAPTER 2. RELATED WORK 17reduction in router area[40]. The work employs a method similar to label switching toachieve non-global label addressing hence reducing label bit width. A C×N ↦→ C routingstrategy is described in conjunction with the label addressing scheme. Work presented in[40] presents a simple data transfer scheme and does not concentrate on rendering QoSbetween communicating nodes. The route establishment process has not been explicitlymentioned and one can assume that standard routing algorithms will be used.2.1.6 Label Switched NoCIn the proposed work, we describe a Label Switched QoS guaranteeing NoC that retainsadvantages of both packet switched and circuit switched networks. Contention at outputports in is tackled using communication pipes. Pipes are communication routes establishedalong a bandwidth rich, contention free router path. Pipes are identified by acentralized Manager with complete network visibility.NoC Manager utilizes Flow identification algorithms[66][67] (Algorithm 1) to establishpipes. Flow identification algorithm guarantees a deterministic delay in identifying andconfiguring pipes. Flow identification algorithm takes into account bandwidth availablein individual links to establish QoS guaranteed pipes. This guarantees QoS servicedcommunication paths between communicating nodes. Multiple pipes can be set up ina single link if QoS requirements of all the pipes are satisfied. This enables sharing ofphysical links between pipes without compromising QoS guarantees. LS-NoC providesthroughput guarantees irrespective of spatial separation of communicating entities.2.2 Link Microarchitectureand TileArea Exploration2.2.1 NoC Design Space ExplorationCurrent research in architectural level exploration of NoC in SoCs concentrates on understandingthe impacts of varying topologies, link and router parameters on the overallthroughput, area and power consumption of the system (SoCs and Multicore chips) usingsuitable traffic models[68]. Impacts of varying topologies, link and router parameters on
CHAPTER 2. RELATED WORK 18the overall throughput, area and power consumption of the system (SoCs and Multicorechips) using relevant traffic models is discussed in [68]. The paper illustrates a consistentcomparison and evaluation methodology based on a set of quantifiable critical parametersfor NoCs. The work suggests that evaluation of NoCs must consider applications intoaccount. The usual most critical evaluation parameters are not exhaustive and differentapplications may require additional parameters such as testability, dependability, andreliability.Work in [69] emphasizes need for co-design of interconnects, processing elements andmemory blocks to understand the effects on overall system characteristics. Results fromthis work show that the architecture of the interconnect interacts with the design andarchitecture of the cores and caches closely. The work studies the area-bandwidthperformancetrade-off on on-chip interconnects. The increase in area demands of sharedcaches in CMPs is also documented. Not using detailed interconnect models during CMPdesign leads to non-optimal larger shared L2 caches inside the chip.2.3 Simulation ToolsSimulation tools have been developed to aid designers in interconnection network (ICN)space exploration[70][71]. Kogel et. al.[70] present a modular exploration framework tocapture performance of point-to-point, shared bus and crossbar topologies.2.3.1 Link Exploration ToolsLink exploration tool works make a case for microarchitectural wire management in futureprocessors where communication is a prominent contributor for power and performance.Separate wire exploration tools such as those presented in [71], [72], [73], [74] and [75]give an estimate of delay of the wire in terms of latency for a particular wire length andoperating frequency.Orion [71] is a power-performance interconnection network simulator that is capable ofproviding power and performance statistics. Orion model estimates power consumed by
Page 1 and 2: NoC Design & Optimization of Multic
Page 3 and 4: Abstractiibit data bus, 4 bit label
Page 5 and 6: Abstractivinterconnect latency.Simu
Page 7 and 8: PublicationsJournals• Basavaraj T
Page 9 and 10: CONTENTSviii2.4 Summary . . . . . .
Page 11 and 12: CONTENTSxC The Flow Algorithm 155C.
Page 13 and 14: LIST OF TABLESxii5.4 Synthesis Para
Page 15 and 16: LIST OF FIGURESxiv3.16 Schematic re
Page 17 and 18: LIST OF FIGURESxviB.3 8×8 mesh use
Page 19 and 20: CHAPTER 1. INTRODUCTION 2there is a
Page 21 and 22: CHAPTER 1. INTRODUCTION 4A few prop
Page 23 and 24: CHAPTER 1. INTRODUCTION 6Figure 1.1
Page 25 and 26: CHAPTER 1. INTRODUCTION 8link micro
Page 27 and 28: CHAPTER 1. INTRODUCTION 10identify
Page 29 and 30: CHAPTER 2. RELATED WORK 12this sect
Page 31 and 32: CHAPTER 2. RELATED WORK 14Æthereal
Page 33: CHAPTER 2. RELATED WORK 16in [64] a
Page 37 and 38: CHAPTER 2. RELATED WORK 20Intacte[8
Page 39 and 40: CHAPTER 2. RELATED WORK 22predict t
Page 41 and 42: CHAPTER 2. RELATED WORK 24Sapphire[
Page 43 and 44: CHAPTER 2. RELATED WORK 26case, ban
Page 45 and 46: CHAPTER 2. RELATED WORK 28Level-2 c
Page 47 and 48: Chapter 3Link Microarchitecture Exp
Page 49 and 50: CHAPTER 3. LINK MICROARCHITECTURE E
Page 79 and 80: CHAPTER 4. TILE EXPLORATION 62inclu
Page 81 and 82: CHAPTER 4. TILE EXPLORATION 64Execu
Page 83 and 84: CHAPTER 4. TILE EXPLORATION 66reduc
Page 85 and 86:
CHAPTER 4. TILE EXPLORATION 68laten
Page 87 and 88:
CHAPTER 4. TILE EXPLORATION 70local
Page 89 and 90:
CHAPTER 4. TILE EXPLORATION 72each
Page 91 and 92:
CHAPTER 4. TILE EXPLORATION 74Table
Page 93 and 94:
CHAPTER 4. TILE EXPLORATION 76of op
Page 95 and 96:
CHAPTER 4. TILE EXPLORATION 78Table
Page 97 and 98:
CHAPTER 4. TILE EXPLORATION 80FFT.
Page 99 and 100:
CHAPTER 4. TILE EXPLORATION 82Progr
Page 101 and 102:
CHAPTER 4. TILE EXPLORATION 84resul
Page 103 and 104:
Page 105 and 106:
Page 107 and 108:
CHAPTER 4. TILE EXPLORATION 906560F
Page 109 and 110:
CHAPTER 4. TILE EXPLORATION 92Progr
Page 111 and 112:
Page 113 and 114:
CHAPTER 4. TILE EXPLORATION 964.9 I
Page 115 and 116:
CHAPTER 4. TILE EXPLORATION 981.151
Page 117 and 118:
Chapter 5Label Switched NoC - Motiv
Page 119 and 120:
CHAPTER 5. LABEL SWITCHED NOC 102Ta
Page 121 and 122:
CHAPTER 5. LABEL SWITCHED NOC 104co
Page 123 and 124:
CHAPTER 5. LABEL SWITCHED NOC 1065.
Page 125 and 126:
CHAPTER 5. LABEL SWITCHED NOC 108
Page 127 and 128:
CHAPTER 5. LABEL SWITCHED NOC 110IN
Page 129 and 130:
CHAPTER 5. LABEL SWITCHED NOC 1120R
Page 131 and 132:
Page 133 and 134:
Chapter 6LS-NoC ManagementStreaming
Page 135 and 136:
CHAPTER 6. LS-NOC MANAGEMENT 118abi
Page 137 and 138:
CHAPTER 6. LS-NOC MANAGEMENT 120the
Page 139 and 140:
CHAPTER 6. LS-NOC MANAGEMENT 122Tab
Page 141 and 142:
CHAPTER 6. LS-NOC MANAGEMENT 124Vid
Page 143 and 144:
CHAPTER 6. LS-NOC MANAGEMENT 126S0l
Page 145 and 146:
CHAPTER 6. LS-NOC MANAGEMENT 128Flo
Page 147 and 148:
Page 149 and 150:
CHAPTER 7. LABEL SWITCHED NOC 132OR
Page 151 and 152:
CHAPTER 7. LABEL SWITCHED NOC 1347.
Page 153 and 154:
CHAPTER 7. LABEL SWITCHED NOC 136LS
Page 155 and 156:
CHAPTER 7. LABEL SWITCHED NOC 138co
Page 157 and 158:
Chapter 8Conclusion and Future Work
Page 159 and 160:
CHAPTER 8. CONCLUSION AND FUTURE WO
Page 161 and 162:
CHAPTER 8. CONCLUSION AND FUTURE WO
Page 163 and 164:
Appendix AInterface and Outputs of
Page 165 and 166:
APPENDIXA. INTERFACEANDOUTPUTSOFTHE
Page 167 and 168:
Appendix BTesting & Validation of L
Page 169 and 170:
APPENDIX B. TESTING & VALIDATION OF
Page 171 and 172:
APPENDIX B. TESTING & VALIDATION OF
Page 173 and 174:
APPENDIX C. THE FLOW ALGORITHM 156X
Page 175 and 176:
APPENDIX C. THE FLOW ALGORITHM 158E
Page 177 and 178:
Bibliography[1] W.J. Dally and B. T
Page 179 and 180:
BIBLIOGRAPHY 162[16] C. Hilton and
Page 181 and 182:
BIBLIOGRAPHY 164[32] ErnoSalminen,T
Page 183 and 184:
BIBLIOGRAPHY 166[50] Erno Salminen,
Page 185 and 186:
BIBLIOGRAPHY 168[66] N. Megiddo. Op
Page 187 and 188:
BIBLIOGRAPHY 170[84] B.S. Landman a
Page 189 and 190:
BIBLIOGRAPHY 172[101] Michael Huang
Page 191 and 192:
BIBLIOGRAPHY 174[118] J Gonzlez and
Page 193 and 194:
BIBLIOGRAPHY 176[133] Ron Ho, Kenne
show all

NoC design and optimization for Multi-core media processors

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?