01.02.2013 Views

Chapter 4 PA-RISC Computer Systems - OpenPA.net

Chapter 4 PA-RISC Computer Systems - OpenPA.net

Chapter 4 PA-RISC Computer Systems - OpenPA.net

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

HP N4000 (rp7405/rp7410) Internals<br />

Chipset<br />

The Cell system architecture has three main components:<br />

1. Cell controller (CC): the central chipset and crossbar. One sits at the centre of each cell board for<br />

a maximum of two in a complete system. The CCs provide links for:<br />

� Four Processors (8.0 GB/s)<br />

� Two Memory “banks” (4.0 GB/s peak)<br />

� I/O via SBA (cell to I/O communication is 2.0 GB/s peak)<br />

� PDH (processor dependent hardware) and firmware/flash etc.<br />

� Second cell via XBC (cell-to-cell communication is 8.0 GB/s peak)<br />

2. Master I/O controller (SBA): the central I/O part of the main chipset. rp7405/rp7410 have two<br />

SBAs, located on the I/O backplane. Each is linked to one cell — with one cell board only one<br />

SBA and its I/O options can be used.<br />

� Each SBA provides sixteen 12-bit links ( “ropes” ) — the combined 32 (2×16) links/ropes<br />

from both SBAs connect to 18 slave I/O controllers (LBAs) which in turn connect the PCI<br />

I/O slots and Core I/O subsystems<br />

� 28 ropes link to 14 “Twin-Turbo” slots (via 14 LBAs)<br />

� Two ropes link to two “Turbo” (that is, normal) PCI slots (via two LBAs), from which one<br />

is reserved for the PCI Core I/O LAN/SCSI card<br />

� Two links/ropes (one from each SBA) are connected via two LBAs to the Core I/O MP/SCSI<br />

card(s)<br />

3. Core I/O card set: provides the standard I/O functions for the system. One of these sets is the<br />

required minimum in any N4000, up to two Core I/O card sets are possible. Each Core I/O<br />

card set contains two distinct cards: MP/SCSI card, installed in a separate slot, and LAN/SCSI,<br />

installed in PCI slot (specially designated, I/O chassis 1, slot 8).<br />

� Two dual-channel Symbios Logic 53C1010 Ultra160 SCSI controllers (on MP/SCSI and<br />

LAN/SCSI)<br />

� Dual-channel Symbios Logic 53C896 Ultra2-Wide SCSI-3 controller (MP/SCSI)<br />

� Gigabit Ether<strong>net</strong> <strong>net</strong>working (LAN/SCSI)<br />

� Diva Serial [GSP] Multiport UART for console (MP/SCSI), serial and management controllers<br />

(MP/SCSI)<br />

� Fast-Ether<strong>net</strong> (DEC 21142/43) Management LAN (MP/SCSI)<br />

� The optional second Core I/O card set can be used either for redundancy or partitioning<br />

purpuses (I/O for the second partition)<br />

Other parts of the chipset:<br />

� Prelude SMC memory controllers (on each cell board)<br />

� 18 Elroy PCI bridges (LBAs) convert the links/ropes from the SBA into PCI bus (only 9 of these<br />

18 LBAs are used when only one cell board is installed)<br />

279

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!