01.02.2013 Views

Chapter 4 PA-RISC Computer Systems - OpenPA.net

Chapter 4 PA-RISC Computer Systems - OpenPA.net

Chapter 4 PA-RISC Computer Systems - OpenPA.net

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>PA</strong>-<strong>RISC</strong> Chipsets Pluto (zx1)<br />

References<br />

1. Astro External Reference Specification Introduction 84<br />

Astro External Reference Specification Error Handling 85<br />

Astro External Reference Specification R2I Operations 86<br />

Astro External Reference Specification Register Map 87<br />

Astro External Reference Specification Runway Interface 88<br />

Astro External Reference Specification Memory Map 89<br />

Hewlett-Packard Company (February 2000, Revision 1.2)<br />

2.5.19 Pluto (zx1)<br />

Many of the Itanium-based HP workstations and servers use the Pluto I/O and memory controller as<br />

part of the zx1 chipset. Pluto is based on the Astro IOMMU, extending it for Itanium-2 processors and<br />

bus interfaces, DDR memory and faster I/O links.<br />

Pluto is a IOMMU and attaches to three different buses, acting as central crossbar:<br />

1. Processor bus: Itanium-2 processor bus for one to four CPUs. The bus runs at maximum of<br />

200 MHz with a width of 128-bits and has ECC-protection, for up to 6.4 GB/s data rate.<br />

2. Two memory bus with a peak bandwidth of aggregated 8.0 GB/s at maximum clock of 266 MHz<br />

DDR. Can be extended with the zx1 SME for more memory and higher peak datarate of 12.8 GB/s<br />

3. I/O system based on eight separate 500 MB/s I/O links (ropes) which attach to individual PCI,<br />

PCI-X or AGP bridges. Peak aggregate I/O bandwidth is 3.2 GB/s<br />

Features<br />

� Support for DDR SDRAMs<br />

� Maximum supported memory of 16 GB (with 256 Mb DRAMs) or up to 64 GB with SME memory<br />

extender<br />

� Integrated I/O cache controller (IOCC)<br />

� 16-entry I/O TLB<br />

� 16-entry coherent I/O cache<br />

� IOCC can serve as AGP GART<br />

� Two rope quad controllers (RQCCs) that each control up to four I/O ropes and attach to the<br />

IOCC<br />

� Each RQCC can bundle the four I/O ropes into single, double or quad-wide bundles.<br />

� Up to eight I/O ropes with a clock of up to 266 MHz (500 MB/s peak data rate), aggregate peak<br />

would be 4,000 MB/s (which Pluto cannot sustain)<br />

84 http://ftp.parisc-linux.org/docs/chips/astro_intro.pdf<br />

85 http://ftp.parisc-linux.org/docs/chips/astro_errors.pdf<br />

86 http://ftp.parisc-linux.org/docs/chips/astro_ioc.pdf<br />

87 http://ftp.parisc-linux.org/docs/chips/astro_regmap.pdf<br />

88 http://ftp.parisc-linux.org/docs/chips/astro_runway.pdf<br />

89 http://ftp.parisc-linux.org/docs/chips/astro_sysmap.pdf<br />

72

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!