01.08.2013 Views

Chapter 03 Power, Reset, and Clock Management.pdf

Chapter 03 Power, Reset, and Clock Management.pdf

Chapter 03 Power, Reset, and Clock Management.pdf

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Normalized power<br />

1.0<br />

0.5<br />

0<br />

Without DPS<br />

Leakage<br />

1 2 3 4 5<br />

Execution time<br />

Energy consumed = 1.3 J<br />

Public Version<br />

Introduction to <strong>Power</strong> <strong>Management</strong>s www.ti.com<br />

With SmartReflex, the frequency steps are identified <strong>and</strong> the voltage is adapted according to the silicon<br />

performance of the device. In this case, instead of a voltage step for each frequency step, there is a<br />

corresponding range of voltages. The range depends on the fabrication process of the device <strong>and</strong> its<br />

real-time operating state (temperature) at a given frequency.<br />

3.1.2.3 Dynamic <strong>Power</strong> Switching<br />

Like DVFS, dynamic power switching (DPS) is a power-management technique that reduces active power<br />

consumption of a device. However, whereas DVFS reduces dynamic <strong>and</strong> leakage power consumption,<br />

DPS reduces only leakage power consumption, at the expense of a slight overhead in dynamic power<br />

consumption.<br />

With DPS, the system switches dynamically between high- <strong>and</strong> low-consumption system power modes<br />

during system active time. When DPS is applied, a processor or system runs at the highest OPP<br />

(maximum frequency <strong>and</strong> voltage) to complete its tasks quickly, followed by an automatic switch to a<br />

low-power mode for minimum power consumption. DPS is useful when a real-time application is waiting<br />

for an event. The system can switch to a low-power system mode if the wake-up latency conditions allow<br />

it.<br />

This technique consists of maximizing the idle period of the system to reduce its power consumption.<br />

Figure 3-3 compares energy consumption with <strong>and</strong> without DPS.<br />

Figure 3-3. Comparison of Energy Consumed With/Without DPS<br />

Normalized power<br />

1.0<br />

0.5<br />

0<br />

With DPS<br />

Transition<br />

overhead<br />

1 2 3 4 5<br />

Execution time<br />

Energy consumed = 1.15 J<br />

prcm-0<strong>03</strong><br />

Figure 3-3 compares the power consumption behavior for the same device operation without DPS (left<br />

side of the figure) <strong>and</strong> with DPS (right side of the figure). When operating without DPS, the device has a<br />

constant leakage current in idle mode. By using DPS, the system reduces the leakage current to zero.<br />

However, the transitions between system power modes can require storing the information before entering<br />

a low-power inactive state <strong>and</strong> restoring the information after a wake-up event (see Figure 3-3). This<br />

results in additional dynamic power consumption, referred to as the transition overhead, (see Figure 3-3).<br />

Transition overhead must be considered for a DPS operation.<br />

For efficient deployment of DPS techniques, it is necessary to dynamically predict the performance<br />

requirement of the applications running on the processor. The DPS controller must account for the<br />

overhead of wake-up latencies related to domain switching <strong>and</strong> ensure that they do not significantly affect<br />

the performance of the device. Even with transition overhead, however, the user can identify an optimal<br />

idle-time limit after which the DPS is useful for dynamic power-saving.<br />

3.1.2.4 St<strong>and</strong>by Leakage <strong>Management</strong><br />

St<strong>and</strong>by leakage management (SLM) is a power-management technique that reduces st<strong>and</strong>by power<br />

consumption by reducing power leakage.<br />

226 <strong>Power</strong>, <strong>Reset</strong>, <strong>and</strong> <strong>Clock</strong> <strong>Management</strong> SPRUGN4L–May 2010–Revised June 2011<br />

Copyright © 2010–2011, Texas Instruments Incorporated

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!