01.08.2013 Views

Chapter 03 Power, Reset, and Clock Management.pdf

Chapter 03 Power, Reset, and Clock Management.pdf

Chapter 03 Power, Reset, and Clock Management.pdf

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Public Version<br />

PRCM Functional Description www.ti.com<br />

2. Software clears the PRCM.RM_RSTCTRL_IVA2[1] RST2_IVA2 bit. The PRM module releases the<br />

IVA2_RSTPWRON reset signal when reset manager 2 in the IVA2 power domain times out.<br />

3. On release of IVA2_RSTPWRON, the IVA2.2 subsystem performs an initialization sequence.<br />

4. The IVA2.2 subsystem asserts the IVA2_RST_DONE signal when initialization completes.<br />

5. The PRM module releases the IVA2_RST2 reset signal.<br />

6. The PRCM.RM_RSTST_IVA2[9] IVA2_SW_RST2 status bit is updated accordingly on release of the<br />

IVA2_RST2 reset signal. The MPU software can now program the MMU or download the DSP code.<br />

7. Software clears the PRCM.RM_RSTCTRL_IVA2[0] RST1_IVA2 bit. The PRM module waits for reset<br />

manager 1 in the IVA2 power domain to time out.<br />

8. The PRM module releases the IVA2_RST1 reset signal. The DSP boots.<br />

9. The PRCM.RM_RSTST_IVA2[8] IVA2_SW_RST1 status bit is updated accordingly on release of the<br />

IVA2_RST1 reset signal.<br />

10. DSP software enables the video sequencer (SEQ) clock.<br />

11. DSP software clears the PRCM.RM_RSTCTRL_IVA2[2] RST3_IVA2 bit. The PRM waits for reset<br />

manager 3 in the IVA2 power domain to time out.<br />

12. After reset manager 3 times out, the PRM can release the IVA2_RST3 reset signal. The SEQ boots.<br />

13. The PRCM.RM_RSTST_IVA2[10] IVA2_SW_RST3 bit is updated accordingly on release of the<br />

IVA2_RST3 reset signal.<br />

3.5.1.9.4 IVA2 Software <strong>Reset</strong> Sequence<br />

This section describes the software reset sequence <strong>and</strong> timing relationships of the IVA2.2 subsystem.<br />

The assumptions are:<br />

• The MPU is running.<br />

• All sources of reset to the IVA2.2 subsystem are released.<br />

• The software ensures that the IVA2.2 subsystem software sources of reset are not asserted while the<br />

IVA2 power domain clocks are running.<br />

• The software clears the previous reset status.<br />

Figure 3-31 shows the IVA2 software reset sequence.<br />

272 <strong>Power</strong>, <strong>Reset</strong>, <strong>and</strong> <strong>Clock</strong> <strong>Management</strong> SPRUGN4L–May 2010–Revised June 2011<br />

Copyright © 2010–2011, Texas Instruments Incorporated

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!