01.08.2013 Views

Chapter 03 Power, Reset, and Clock Management.pdf

Chapter 03 Power, Reset, and Clock Management.pdf

Chapter 03 Power, Reset, and Clock Management.pdf

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Public Version<br />

Introduction to <strong>Power</strong> <strong>Management</strong>s www.ti.com<br />

To minimize device power consumption, the modules are placed in power domains. All power domains<br />

embed some logic <strong>and</strong> some memory. The memory contains a memory array powered by a dedicated<br />

voltage rail (Varray + arrayon switch) <strong>and</strong> some logic powered by the same voltage rail as the power<br />

domain logic (VDD + power on switch).<br />

The memory area contains two entities:<br />

• Memory bank: The memory bank is composed of memory arrays. It is powered by a dedicated voltage<br />

rail <strong>and</strong> an associated power switch. The memory array within the memory bank may be of RTA<br />

(retention-till-access) (see Section 3.5.2.1.4) or non-RTA type.<br />

• Memory logic: The memory logic powered by the same voltage source as the logic area of the power<br />

domain, but has its dedicated power switch.<br />

NOTE: The behavior of the Varray, arrayon, <strong>and</strong> power on switches can be selected by software<br />

(PWSTCTRL registers) hardwired; once the selection is made, the switches are h<strong>and</strong>led<br />

automatically by the PRCM module.<br />

The power domain logic for the CORE <strong>and</strong> the PER power domains can be split between retention flip<br />

flops (RFF) or nonretention flip flops (DFF). All other power domains embed only DFF.<br />

A power domain can be in several power domain states: On, inactive, open/closed switch retention<br />

(OSWR, CSWR), or off.<br />

• On: <strong>Power</strong> on is set to 1; Vdd is provided to the logic (DFF <strong>and</strong> RFF) <strong>and</strong> to the memory logic. All the<br />

logic is fully working. Depending on the software settings, Varray can keep its active value or be<br />

lowered, <strong>and</strong> the arrayon switch can be open or closed (depending on the power domain, this can be<br />

hardwired). As a consequence, the memory content can be accessible, retained, or lost.<br />

• Inactive: The same as power on but all clocks are cut. Logic is not working, because no clock is<br />

running.<br />

• Closed-switch retention (CSWR): <strong>Power</strong> on is set to 1, Vdd is provided to the logic (DFF <strong>and</strong> RFF) <strong>and</strong><br />

to the memory logic, but Vdd can be lowered to its retention value. The logic is not functional, but is<br />

retained. Depending on software settings, Varray can keep its active value (if needed by another<br />

memory array in another power domain), or be lowered, <strong>and</strong> the arrayon switch can be open or closed<br />

(depending on the power domain, this can be hardwired). As a consequence, the memory content can<br />

be retained or lost.<br />

• Open-switch retention (OSWR) (CORE <strong>and</strong> PER power domains only): <strong>Power</strong> on is set to 0, Vdd,<br />

which can be lowered to its retention value, is provided only to the RFF logic. Only the RFF logic is<br />

retained. The DFF logic is lost <strong>and</strong> reset on wakeup. Depending on software settings, Varray can keep<br />

its active value (if needed by another memory array in another power domain), or be lowered, <strong>and</strong> the<br />

arrayon switch can be open or closed (depending on the power domain, this can be hardwired). As a<br />

consequence, the memory content can be retained or lost.<br />

• Off: <strong>Power</strong> on is set to 0, Vdd is usually cut, all the logic (DFF <strong>and</strong> RFF) is lost, except for the context<br />

that has been saved in the scratchpad memory of the WKUP power domain (always on). Varray can<br />

keep its active value (if needed by another memory array sharing the same Varray voltage rail in<br />

another power domain), be lowered (if all other memory arrays sharing the same Varray voltage rail<br />

are set to be in retention), or be cut (0 V) when the entire device is in off mode. The arrayon switch is<br />

open <strong>and</strong> the memory content is lost.<br />

The retention state is useful for quickly switching to low-power idle mode without losing the context, <strong>and</strong><br />

then quickly switching back to active state when necessary. In retention state, power consumption is less<br />

than in normal operating mode.<br />

3.1.3.3 Voltage Domain<br />

A voltage domain is a group of modules supplied by the same voltage regulator (embedded or external).<br />

The power consumption of this group can be controlled by regulating its voltage independently.<br />

Figure 3-7 shows the voltage domain.<br />

230 <strong>Power</strong>, <strong>Reset</strong>, <strong>and</strong> <strong>Clock</strong> <strong>Management</strong> SPRUGN4L–May 2010–Revised June 2011<br />

Copyright © 2010–2011, Texas Instruments Incorporated

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!