Buffer Insertion Basics - Computer Engineering & Systems Group ...

[14] L.-D. Huang, M. Lai, D. F. Wong, and Y. Gao. Maze routing with buffer insertion under
transition time constraints. IEEE Transactions on Computer-Aided Design, 22(1):91–95,
January 2003.
[15] C. J. Alpert, A. B. Kahng, B. Liu, I. I. Mandoiu, and A. Z. Zelikovsky. Minimum buffered
routing with bounded capacitive load for slew rate and reliability control. IEEE Transactions
on Computer-Aided Design, 22(3):241–253, March 2003.
[16] C. Kashyap, C. J. Alpert, F. Liu, and A. Devgan. Closed form expressions for extending step
delay and slew metrics to ramp inputs. In Proceedings of the ACM International Symposium
on Physical Design, pages 24–31, 2003.
[17] H. B. Bakoglu. Circuits, interconnections and packaging for VLSI. Addison-Wesley, Reading,
MA, 1990.
[18] N. H. E. Weste and K. Eshraghian. Principles of CMOS VLSI design: a system perspective.
Addison-Wesley Publishing Company, Reading, MA, 1993.
[19] S. Hu, C. J. Alpert, J. Hu, S. Karandikar, Z. Li, W. Shi, and C.-N. Sze. Fast algorithms for slew
constrained minimum cost buffering. In Proceedings of the ACM/IEEE Design Automation
Conference, pages 308–313, 2006.
[20] J. Cong and C. K. Koh. Simultaneous driver and wire sizing for performance and power
optimization. IEEE Transactions on VLSI Systems, 2(4):408–425, December 1994.
[21] S. S. Sapatnekar. RC interconnect optimization under the Elmore delay model. In Proceedings
of the ACM/IEEE Design Automation Conference, pages 392–396, 1994.
40