Buffer Insertion Basics - Computer Engineering & Systems Group ...

[22] J. Cong and K.-S. Leung. Optimal wiresizing under the distributed Elmore delay model.
IEEE Transactions on Computer-Aided Design, 14(3):321–336, March 1995.
[23] J. P. Fishburn and C. A. Schevon. Shaping a distributed RC line to minimize Elmore delay.
IEEE Transactions on Circuits and Systems, 42(12):1020–1022, December 1995.
[24] C. P. Chen, Y. P. Chen, and D. F. Wong. Optimal wire-sizing formula under the Elmore delay
model. In Proceedings of the ACM/IEEE Design Automation Conference, pages 487–490,
1996.
[25] C. J. Alpert, A. Devgan, J. P. Fishburn, and S. T. Quay. Interconnect synthesis without wire
tapering. IEEE Transactions on Computer-Aided Design, 20(1):90–104, January 2001.
[26] A. Devgan. Efficient coupled noise estimation for on-chip interconnects. In Proceedings of
the IEEE/ACM International Conference on Computer-Aided Design, pages 147–151, 1997.
[27] C. J. Alpert, A. Devgan, and S. T. Quay. Buffer insertion for noise and delay optimization.
IEEE Transactions on Computer-Aided Design, 18(11):1633–1645, November 1999.
[28] C. C. N. Chu and D. F. Wong. A new approach to simultaneous buffer insertion and wire sizing.
In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design,
pages 614–621, 1997.
[29] W. C. Elmore. The transient response of damped linear networks with particular regard to
wideband amplifiers. Journal of Applied Physics, 19:55–63, January 1948.
41