Single-Chip Low Power RF Transceiver for Narrowband Systems ...

More documents

Recommendations

Info

VGA2 Register (12h) REGISTER NAME Default value Active Description VGA2[7] LNA2_MIN 0 - Minimum LNA2 setting used in VGA 0: Minimum LNA2 gain 1: Medium LNA2 gain CC1021 Recommended setting: LNA2_MIN=0 for best selectivity. VGA2[6] LNA2_MAX 1 - Maximum LNA2 setting used in VGA 0: Medium LNA2 gain 1: Maximum LNA2 gain VGA2[5:4] LNA2_SETTING[1:0] 3 - Recommended setting: LNA2_MAX=1 for best sensitivity. Selects at what VGA setting the LNA gain should be changed 0: Apply LNA2 change below min. VGA setting. 1: Apply LNA2 change at approx. 1/3 VGA setting (around VGA setting 10). 2: Apply LNA2 change at approx. 2/3 VGA setting (around VGA setting 19). 3: Apply LNA2 change above max. VGA setting. Recommended setting: LNA2_SETTING=0 if VGA_SETTING
CC1021 VGA3 Register (13h) REGISTER NAME Default value Active Description VGA3[7:5] VGA_DOWN[2:0] 1 - Decides how much the signal strength must be above CS_LEVEL+VGA_UP before VGA gain is decreased. 0: Gain is decreased 4.5 dB above CS_LEVEL+VGA_UP 1: Gain is decreased 6 dB above CS_LEVEL+VGA_UP … 6: Gain is decreased 13.5 dB above CS_LEVEL+VGA_UP 7: Gain is decreased 15 dB above CS_LEVEL+VGA_UP VGA3[4:0] VGA_SETTING[4:0] 24 H See Figure 20 on page 39 for an explanation of the relationship between RSSI, AGC and carrier sense settings. VGA setting to be used when receive chain is turned on This is also the maximum gain that the AGC is allowed to use. See Figure 20 on page 39 for an explanation of the relationship between RSSI, AGC and carrier sense settings. VGA4 Register (14h) REGISTER NAME Default value Active Description VGA4[7:5] VGA_UP[2:0] 1 - Decides the level where VGA gain is increased if it is not already at the maximum set by VGA_SETTING. 0: Gain is increased when signal is below CS_LEVEL 1: Gain is increased when signal is below CS_LEVEL+1.5 dB … 6: Gain is increased when signal is below CS_LEVEL+9 dB 7: Gain is increased when signal below CS_LEVEL+10.5 dB See Figure 20 on page 39 for an explanation of the relationship between RSSI, AGC and carrier sense settings. VGA4[4:0] CS_LEVEL[4:0] 24 H Reference level for Received Signal Strength Indication (carrier sense level) and AGC. See Figure 20 on page 39 for an explanation of the relationship between RSSI, AGC and carrier sense settings. SWRS045B Page 75 of 89
Page 1 and 2:
CC1021 CC1021 Single Chip Low Power
Page 3 and 4:
CC1021 13. Transmitter ............
Page 5 and 6:
2. Absolute Maximum Ratings CC1021
Page 7 and 8:
Parameter Spurious emission, radiat
Page 9 and 10:
Input IP3 Parameter 433 MHz 102.4 k
Page 11 and 12:
4.3. RSSI / Carrier Sense Section P
Page 13 and 14:
4.6. Frequency Synthesizer Section
Page 15 and 16:
4.8. Current Consumption Parameter
Page 17 and 18:
6. Circuit Description RF_IN LNA RF
Page 19 and 20:
Microcontroller configuration inter
Page 21 and 22:
8. Configuration Overview CC1021 ca
Page 23 and 24: 9.1. 4-wire Serial Configuration In
Page 25 and 26: 9.2. Signal Interface The CC1021 ca
Page 27 and 28: Transmitter side: DCLK DIO “RF”
Page 29 and 30: f ref f xosc = REF _ DIV + 1 FSK fr
Page 31 and 32: The DEC_DIV[2:0] bits in the FILTER
Page 33 and 34: 12.5. RSSI CC1021 has a built-in RS
Page 35 and 36: 12.6. Image Rejection Calibration F
Page 37 and 38: Blocker rejection [dB] 65 60 55 50
Page 39 and 40: • Frequency register setting is s
Page 41 and 42: 12.11. Carrier Sense The carrier se
Page 43 and 44: offset. The new frequency must be c
Page 45 and 46: Current [mA] / Output power [dBm] C
Page 47 and 48: CC1021 CC1021 RF_OUT RF_IN C60 L1 A
Page 49 and 50: 868 MHz CC1021 Figure 28: Typical o
Page 51 and 52: 15.2. VCO and PLL Self-Calibration
Page 53 and 54: CC1021 Loop C6 C7 C8 R2 R3 PLL turn
Page 55 and 56: Rese tCC102 0 WakeupCC1020ToRx/ Wak
Page 57 and 58: the "carrier sense" level (programm
Page 59 and 60: Item CL= 12 pF CL= 16 pF CL= 22 pF
Page 61 and 62: LNA_EN and PA_EN are used to contro
Page 63 and 64: frequencies is done through the MAI
Page 65 and 66: 26.1. CC1021 Register Overview CC10
Page 67 and 68: CC1021 INTERFACE Register (01h) REG
Page 69 and 70: CC1021 CLOCK_A Register (07h) REGIS
Page 71 and 72: CC1021 MODEM Register (0Dh) REGISTE
Page 73: CC1021 VGA1 Register (11h) REGISTER
Page 77 and 78: CC1021 FRONTEND Register (16h) REGI
Page 79 and 80: BUFF_CURRENT Register (19h) REGISTE
Page 81 and 82: CC1021 TEST1 Register (21h, for tes
Page 83 and 84: CC1021 AFC Register (43h, read only
Page 85 and 86: 27. Package Description (QFN 32) CC
Page 87 and 88: 27.2. Recommended PCB Footprint for
Page 89 and 90: 29. General Information CC1021 Docu
Page 91: *All dimensions are nominal PACKAGE
show all

Single-Chip Low Power RF Transceiver for Narrowband Systems ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?