Embedded Systems Design with the Atmel AVR Microcontroller Part II

More documents

Recommendations

Info

208 CHAPTER 7. ATMEL AVR OPERATING PARAMETERS AND INTERFACING VDD ZTT 10MHz resonator 5 VDC 1uF 1M sys reset 1.0 uF 10K 10K 1K _ + 1-(TO) PB0 2-(T1) PB1 3-(AIN0) PB2 4-(AIN1) PB3 5-(SS) PB4 6-(MOSI) PB5 7-(MISO) PB6 8-(SCK) PB7 9-RESET 10-Vcc 11-GND 12-XTAL2 13-XTAL1 14-(RXD0) PD0 15-(TXD0) PD1 16-(RXD1) PD2 17-(TXD1) PD3 18-(OC1B) PD4 19-(OC1A) PD5 20-(ICP) PD6 RST’ R/W’ /CS2 /CS1 D/I’ E ATmega164 PORTB PORTD PORTA PORTC Hantronix HDM64GS12L-4 128 x 64 graphics LCD PA0 (ADC0)-40 PA1 (ADC1)-39 PA2 (ADC2)-38 PA3 (ADC3)-37 PA4 (ADC4)-36 PA5 (ADC5)-35 PA6 (ADC6)-34 PA7 (ADC7)-33 AREF-32 AGND-31 AVCC-30 PC7 (TOSC2)-29 PC6 (TOSC1)-28 PC5-27 PC4-26 PC3-25 PC2-24 PC1-23 PC0-22 PD7 (OC2)-21 5 VDC data VDD-1 VSS-2 V0-3 DB0-4 DB1-5 DB2-6 DB3-7 DB4-8 DB5-9 DB6-10 DB7-11 /CS1-12 /CS2-13 /RST-14 R/W’-15 D/I’-16 E-17 VEE-18 LED(+)-19 LED(-)-20 Figure 7.14: ATmega164 to graphic LCD interface. 1uF 5 VDC VDD
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Symbol VDD VSS VO DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 /CS1 /CS2 /RST R/W D/I E VEE LED(+) LED(-) Function power supply gnd LCD drive voltage data (LSB) : : data (MSB) chip select U2 chip select U3 active low reset Read/Write Data/Instruction Enable Negative voltage input Backlight LED anode Backlight LED cathode a) pinout DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 CS1 or CS2 D/ I R/W E DB[7:0] Y1 U2 display U3 display page 1 64 x 8 bits page 8 64 x 8 bits Figure 7.15: Graphic LCD control signal and timing information. Y64 7.4. OUTPUT DEVICES 209 Y1 b) graphic LCD layout 450 ns 450 ns 1000 ns c) timing for data write page 1 64 x 8 bits page 8 64 x 8 bits In Figure 7.16, commands/instructions are provided for the GLCD. Sample code is also provided to get a basic interface constructed between the ATmega164 and the GLCD. //************************************************************************* //Support software for Hantronix HDM64GS 12 L-4, 128 x 64 graphics LCD // //Adapted from Hantronix Application Note and glcd //************************************************************************* //************************************************************************* //Interface notes: In the code examples provided below, the following // connections were used between the ATmega164 and the // Hamtronix LCD: 140 ns 200 ns 10 ns Y64
Page 1:
Embedded Systems Design with the At
Page 4 and 5:
iv An Introduction to Logic Circuit
Page 6 and 7:
Copyright © 2010 by Morgan & Clayp
Page 8 and 9:
ABSTRACT This textbook provides pra
Page 10 and 11:
x CONTENTS 7 6.9.3 Input Capture Mo
Page 12 and 13:
xii CONTENTS A 8.5.3 Circuit diagra
Page 15:
Preface In 2006 Morgan & Claypool P
Page 18 and 19:
138 CHAPTER 6. TIMING SUBSYSTEM x(t
Page 20 and 21:
140 CHAPTER 6. TIMING SUBSYSTEM spe
Page 22 and 23:
142 CHAPTER 6. TIMING SUBSYSTEM 6.4
Page 24 and 25:
144 CHAPTER 6. TIMING SUBSYSTEM Sim
Page 26 and 27:
146 CHAPTER 6. TIMING SUBSYSTEM in
Page 28 and 29:
148 CHAPTER 6. TIMING SUBSYSTEM The
Page 30 and 31:
150 CHAPTER 6. TIMING SUBSYSTEM Tim
Page 32 and 33:
Page 34 and 35:
154 CHAPTER 6. TIMING SUBSYSTEM Tim
Page 36 and 37:
Page 38 and 39: 158 CHAPTER 6. TIMING SUBSYSTEM Tim
Page 40 and 41: 160 CHAPTER 6. TIMING SUBSYSTEM //F
Page 42 and 43: 162 CHAPTER 6. TIMING SUBSYSTEM Ope
Page 44 and 45: 164 CHAPTER 6. TIMING SUBSYSTEM TCN
Page 46 and 47: 166 CHAPTER 6. TIMING SUBSYSTEM CW
Page 48 and 49: 168 CHAPTER 6. TIMING SUBSYSTEM //6
Page 50 and 51: 170 CHAPTER 6. TIMING SUBSYSTEM } c
Page 52 and 53: 172 CHAPTER 6. TIMING SUBSYSTEM //
Page 54 and 55: 174 CHAPTER 6. TIMING SUBSYSTEM //C
Page 56 and 57: 176 CHAPTER 6. TIMING SUBSYSTEM voi
Page 58 and 59: 178 CHAPTER 6. TIMING SUBSYSTEM fan
Page 60 and 61: 180 CHAPTER 6. TIMING SUBSYSTEM 6.1
Page 62 and 63: 182 CHAPTER 7. ATMEL AVR OPERATING
Page 116 and 117: 236 CHAPTER 8. SYSTEM LEVEL DESIGN
Page 138 and 139:
258 CHAPTER 8. SYSTEM LEVEL DESIGN
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
270 APPENDIX A. ATMEGA164 REGISTER
Page 152 and 153:
272 APPENDIX A. ATMEGA164 REGISTER
Page 154 and 155:
274 APPENDIX B. ATMEGA164 HEADER FI
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 173:
Author’s Biography STEVEN F. BARR
Page 176:
296 INDEX switch debouncing, 187 sw
show all

Embedded Systems Design with the Atmel AVR Microcontroller Part II

Create successful ePaper yourself

Delete template?

Save as template?