Hardware Interface Description - Wireless Data Modules
Hardware Interface Description - Wireless Data Modules
Hardware Interface Description - Wireless Data Modules
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
MC55/56 <strong>Hardware</strong> <strong>Interface</strong> <strong>Description</strong><br />
Confidential / Released<br />
s<br />
Note:<br />
Before starting the data transfer the clock SCLK should be available for at least<br />
three cycles.<br />
After the transfer of the LSB0 the clock SCLK should be still available for at least<br />
three cycles.<br />
SLCK<br />
(input)<br />
Internal<br />
signal<br />
RFSDAI<br />
(input)<br />
T = 100ns to 5,000 ns<br />
RXDDAI<br />
(input)<br />
Flag<br />
Figure 18: DAI timing on transmit path<br />
SLCK<br />
(input)<br />
Internal<br />
signal<br />
T = 100ns to 5,000 ns<br />
TFSDAI<br />
(output)<br />
TXDDAI<br />
(output)<br />
Flag<br />
Figure 19: DAI timing on receive path<br />
MC55/56_hd_v02.06 Page 57 of 105 29.10.2004