09.07.2015 Views

mitsubishi - Al Kossow's Bitsavers

mitsubishi - Al Kossow's Bitsavers

mitsubishi - Al Kossow's Bitsavers

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

MITSUBISHI MICROCOMPUTERSMELPS 8-41 SLAVE MICROCOMPUTERSFUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERSThe individual terminals of the quasi-bidirectional portscan be used for input or output. Some terminals, therefore,can be in the input mode while the remaining terminalsof a port are in the output mode. This capabilityof ports 1 and 2 is convenient for inputting or outputting1-bit data with few bits. The logical instructions ANLand ORL can easily be used to manipulate the input oroutput of these ports.(2) Data busThe data bus (00 0 """ 00 7 ) handles the data, commandsand statuses between the master CPU and MELPS 8-41. It is controlled by the following 4 control signals.Table 2 shows the relationship between the control signalsand the data bus.Ao : Address input indicating data/command busbuffer registers and status registerR : Read inputW : Write inputS : Chip select inputDQo-DQ7 .:..SoAoAo,}SoWSoAoAjj8/I'StatusST7 MOV STS,AST6 4STsST4FlFaIBFOBFInternalbusOutput data OUT DBB, Abus buffer 8-/(OBB(O»~Table 2Control signals and data busS R W Ao Data bus mode Data on data bus0 0 1 0 Read Data0 0 1 1 Read Status0 1 0 0 Write Data0 1 0 1 Write Command (F, .... 1 )1 X X X High impedance -SoW8,'"InputIN A, OBBdata/command8bus buffer ~(08B(I»IIThe internal configuration of the data bus is shown in Fig. 7.The functions of the 3 registers indicated (status register,output data bus buffer register and input data/commandbus buffer register) are now described in detail.Flg.6Internal configuration of data bus controlFlg.7Internal configuration of data bus• Status registerThe status register is c9nfigured with 8 bits and the highorder4 bits (ST 4 -ST 7 1 can be set as required with a software(MOV STS, A) instructions. The low-order 4 bits (OBF,IBF, Fo, F 1 ) are set as follows:OBF (output buffer full)The OBF flag is automatically set to "1" when the output instruction(OUT DBB, A) is executed inside the MELPS 8-41and it is cleared when the contents of the output data busbuffer are read by the master CPU.IBF (input buffer full)The IBF flag is automatically set to "1" when the data orcommands are written into the input data/command busbuffer by the master CPU and it is cleared when the inputinstruction (IN A, DBB) is executed inside the MELPS 8-41.Fo (flag 0)The Fo flag is set by the flag setting instructions (CPL Fo,CLR Fo) and it is used to inform the master CPU of the internalstate of the MELPS 8-41.• MITSUBISHI"'ELECTRIC5-7

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!