Formal Verification with Yosys-SMTBMC Clifford Wolf

setreset.v
module setreset(input clk, input set, rst, d, output q1, q2);
reg q1 = 0;
always @(posedge clk, posedge set, posedge rst)
if (rst) q1