Formal Verification with Yosys-SMTBMC Clifford Wolf

abccex.v
module abccex(input clk, input [7:0] din);
reg [127:0] djb2hash = 42;
reg [3:0] magic; // uninitialized
always @(posedge clk) begin
djb2hash