11.01.2013 Views

ABCs of z/OS System Programming Volume 3 - IBM Redbooks

ABCs of z/OS System Programming Volume 3 - IBM Redbooks

ABCs of z/OS System Programming Volume 3 - IBM Redbooks

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

8.4 Enterprise Storage Server (ESS)<br />

Two 6-way RISC processors (668 MHZ)<br />

4.8 GB/sec <strong>of</strong> aggregate bandwidth<br />

Up to 32 ESCON/SCSI/mixed<br />

Up to 16 FICON and FCP channels<br />

Up to 64 GB <strong>of</strong> cache<br />

2 GB <strong>of</strong> NVS cache<br />

18.2/36.4/72.8/145.6 GB capacity disk options<br />

Up to 55.9 TB capacity<br />

8 x 160 MB/sec SSA loops<br />

10,000 rpm and 15,000 rpm disk options<br />

Connects to SAN<br />

RAID-5 or RAID-10<br />

Figure 8-4 Enterprise Storage Server model 800<br />

Enterprise Storage Server (ESS)<br />

The <strong>IBM</strong> Enterprise Storage Server (ESS) is a high performance, high availability capacity<br />

storage subsystem. It contains two six-way RISC processors (668 MHZ) with up to 64 GB<br />

cache and 2 GB <strong>of</strong> non-volatile storage (NVS) to protect from data loss during power outages.<br />

Connectivity to <strong>IBM</strong> mainframes is through up to 32 ESCON channels and up to 16 FICON<br />

channels. For other platforms, such as <strong>IBM</strong> <strong>System</strong> i®, UNIX, or NT, the connectivity is<br />

through up to 32 SCSI interfaces.<br />

Cache<br />

Cache is used to store both read and write data to improve ESS performance to the attached<br />

host systems. There is the choice <strong>of</strong> 8, 16, 24, 32, or 64 GB <strong>of</strong> cache. This cache is divided<br />

between the two clusters <strong>of</strong> the ESS, giving the clusters their own non-shared cache. The<br />

ESS cache uses ECC (error checking and correcting) memory technology to enhance<br />

reliability and error correction <strong>of</strong> the cache. ECC technology can detect single- and double-bit<br />

errors and correct all single-bit errors. Memory scrubbing, a built-in hardware function, is also<br />

performed and is a continuous background read <strong>of</strong> data from memory to check for correctable<br />

errors. Correctable errors are corrected and rewritten to cache. To protect against loss <strong>of</strong> data<br />

on a write operation, the ESS stores two copies <strong>of</strong> written data, one in cache and the other in<br />

NVS.<br />

Chapter 8. Storage management hardware 453

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!