11.07.2015 Views

Xilinx UG002 Virtex-II Platform FPGA User Guide

Xilinx UG002 Virtex-II Platform FPGA User Guide

Xilinx UG002 Virtex-II Platform FPGA User Guide

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

RProduct Obsolete/Under ObsolescenceChapter 1: Introduction to the <strong>Virtex</strong>-<strong>II</strong> <strong>FPGA</strong> Familymemory array architecture with up to 4.5Mbits of on-chip memory, and built-in supportfor high-speed I/O standards at up to 1108 user pins.Applications incorporating DSP functionality, such as echo cancellation, forward errorcorrection,and image compression/decompression, benefit from the abundance ofembedded high-speed 18-bit x 18-bit multiplier blocks within the <strong>Virtex</strong>-<strong>II</strong> solution.The unique features of the revolutionary <strong>Virtex</strong>-<strong>II</strong> architecture make it ideal for opticalnetworking products, storage area networks (SANs), Voice-over-Internet-Protocol (VoIP),video broadcasting, medical imaging, wireless base-stations, and Internet infrastructureproducts, as well as many other products.Interconnect Engine for Fast, Wide Busses in NetworkingApplicationsThe <strong>Virtex</strong>-<strong>II</strong> architecture incorporates a number of novel features specifically to supportwide data widths in complex networking and transmission systems. Modern complexsystems operate with multiple clock domains, with large IP-based subsystems operatingindependently. Large, wide FIFOs and buffer memories are needed for handling fast andwide inter-subsystem data transfer. These wide busses are required both internally forintra-chip communications and externally for switched fabric communications.For example, wide 32-bit and larger data busses can drive multiple Ultra Low-VoltageDifferential Signal (ULVDS) high-speed interface standards for data transfer across abackplane or for point-to-point communications, or be used for implementing high-speedmulti-cast bus standards.These requirements challenge and exceed the capabilities of current programmable logicdevices, which lack the gate capacity, memory and routing resources, performance, andarchitecture flexibility to fully support these designs. The <strong>Virtex</strong>-<strong>II</strong> solution is the firstplatform <strong>FPGA</strong> specifically targeted to improve the “ease of speed” in the developmentand production of these complex systems.Complete Solution For Rapid Time-to-ProductionThe <strong>Virtex</strong>-<strong>II</strong> solution combines the most flexible <strong>FPGA</strong> architecture, advanced processtechnology, powerful software synthesis technology, and robust IP library, to provide themost complete system integration solution today. In addition, the <strong>Virtex</strong>-<strong>II</strong> solutionprovides powerful features, such as <strong>Xilinx</strong> Digitally Controlled Impedance (DCI)technology, digital clock manager to help designers further reduce overall system cost anddesign development cycle, making <strong>Virtex</strong>-<strong>II</strong> the ideal solution for tomorrow’s highperformancesystem designs.20 www.xilinx.com <strong>UG002</strong> (v2.2) 5 November 2007<strong>Virtex</strong>-<strong>II</strong> <strong>Platform</strong> <strong>FPGA</strong> <strong>User</strong> <strong>Guide</strong>

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!