18.08.2013 Views

datasheet (3).pdf - EEWeb

datasheet (3).pdf - EEWeb

datasheet (3).pdf - EEWeb

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04<br />

15.1 Output Compare Modes<br />

Configure the Output Compare modes by setting the<br />

appropriate Output Compare Mode (OCM) bits in<br />

the Output Compare Control (OCxCON) register.<br />

Table 15-1 lists the different bit settings for the Output<br />

Compare modes. Figure 15-2 illustrates the output<br />

compare operation for various modes. The user<br />

application must disable the associated timer when<br />

writing to the output compare control registers to avoid<br />

malfunctions.<br />

FIGURE 15-2: OUTPUT COMPARE OPERATION<br />

Note 1: Only OC1 and OC2 can trigger a DMA<br />

data transfer.<br />

2: See Section 13. “Output Compare”<br />

(DS70209) in the “dsPIC33F/PIC24H<br />

Family Reference Manual” for OCxR and<br />

OCxRS register restrictions.<br />

TABLE 15-1: OUTPUT COMPARE MODES<br />

OCM Mode OCx Pin Initial State OCx Interrupt Generation<br />

000 Module Disabled Controlled by GPIO register —<br />

001 Active-Low One-Shot 0 OCx Rising edge<br />

010 Active-High One-Shot 1 OCx Falling edge<br />

011 Toggle Mode Current output is maintained OCx Rising and Falling edge<br />

100 Delayed One-Shot 0 OCx Falling edge<br />

101 Continuous Pulse mode 0 OCx Falling edge<br />

110 PWM mode without fault 0, if OCxR is zero<br />

No interrupt<br />

protection<br />

1, if OCxR is non-zero<br />

111 PWM mode with fault protection 0, if OCxR is zero<br />

1, if OCxR is non-zero<br />

OCFA Falling edge for OC1 to OC4<br />

TMRy<br />

Active Low One-Shot<br />

(OCM = 001)<br />

Active High One-Shot<br />

(OCM = 010)<br />

Toggle Mode<br />

(OCM = 011)<br />

Delayed One-Shot<br />

(OCM = 100)<br />

Continuous Pulse Mode<br />

(OCM = 101)<br />

PWM Mode<br />

(OCM = 110 or 111)<br />

Output Compare<br />

Mode enabled<br />

OCxRS<br />

OCxR<br />

Timer is reset on<br />

period match<br />

DS70291E-page 206 © 2011 Microchip Technology Inc.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!