18.08.2013 Views

datasheet (3).pdf - EEWeb

datasheet (3).pdf - EEWeb

datasheet (3).pdf - EEWeb

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04<br />

FIGURE 31-16: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = X, SMP = 1) TIMING<br />

CHARACTERISTICS<br />

SCKx<br />

(CKP = 0)<br />

SCKx<br />

(CKP = 1)<br />

SDOx<br />

SDIx<br />

TABLE 31-34: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING<br />

REQUIREMENTS<br />

Standard Operating Conditions: 3.0V to 3.6V<br />

AC CHARACTERISTICS<br />

(unless otherwise stated)<br />

Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br />

-40°C ≤ TA ≤ +125°C for Extended<br />

Param<br />

No.<br />

Symbol Characteristic (1)<br />

Min Typ (2)<br />

Max Units Conditions<br />

SP10 TscP Maximum SCK Frequency — — 9 MHz See Note 3<br />

SP20 TscF SCKx Output Fall Time — — — ns See parameter DO32<br />

and Note 4<br />

SP21 TscR SCKx Output Rise Time — — — ns See parameter DO31<br />

and Note 4<br />

SP30 TdoF SDOx Data Output Fall Time — — — ns See parameter DO32<br />

and Note 4<br />

SP31 TdoR SDOx Data Output Rise Time — — — ns See parameter DO31<br />

and Note 4<br />

SP35 TscH2doV,<br />

TscL2doV<br />

SP36 TdoV2sc,<br />

TdoV2scL<br />

SP40 TdiV2scH,<br />

TdiV2scL<br />

SP41 TscH2diL,<br />

TscL2diL<br />

SP40<br />

SP36<br />

Note: Refer to Figure 31-1 for load conditions.<br />

SDOx Data Output Valid after<br />

SCKx Edge<br />

SDOx Data Output Setup to<br />

First SCKx Edge<br />

Setup Time of SDIx Data<br />

Input to SCKx Edge<br />

SP10<br />

Hold Time of SDIx Data Input<br />

to SCKx Edge<br />

SP35<br />

— 6 20 ns —<br />

30 — — ns —<br />

30 — — ns —<br />

30 — — ns —<br />

Note 1: These parameters are characterized, but are not tested in manufacturing.<br />

2: Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.<br />

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this<br />

specification.<br />

4: Assumes 50 pF load on all SPIx pins.<br />

DS70291E-page 370 © 2011 Microchip Technology Inc.<br />

SP21<br />

SP20<br />

MSb Bit 14 - - - - - -1<br />

LSb<br />

SP41<br />

SP30, SP31<br />

MSb In LSb In<br />

Bit 14 - - - -1<br />

SP20<br />

SP21

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!