18.08.2013 Views

datasheet (3).pdf - EEWeb

datasheet (3).pdf - EEWeb

datasheet (3).pdf - EEWeb

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

dsPIC33FJ32MC302/304, dsPIC33FJ64MCX02/X04 AND dsPIC33FJ128MCX02/X04<br />

FIGURE 22-1: ADC MODULE BLOCK DIAGRAM FOR dsPIC33FJ32MC304,<br />

dsPIC33FJ64MC204/804 AND dsPIC33FJ128MC204/804 DEVICES<br />

CH0<br />

CH1 (2)<br />

CH2 (2)<br />

CH3 (2)<br />

AN1<br />

VREFL<br />

AN0<br />

AN3<br />

AN6<br />

VREFL<br />

AN0<br />

AN8<br />

CHANNEL<br />

SCAN<br />

CH0SA<br />

AN1<br />

AN4<br />

AN7<br />

VREFL<br />

AN2<br />

AN5<br />

AN8<br />

VREFL<br />

CSCNA<br />

CH0SB<br />

CH0NA CH0NB<br />

CH123SA<br />

CH123SB<br />

CH123NA CH123NB<br />

CH123SA CH123SB<br />

CH123NA CH123NB<br />

CH123SA CH123SB<br />

CH123NA CH123NB<br />

+<br />

-<br />

+<br />

Alternate<br />

Input Selection<br />

-<br />

+<br />

-<br />

+<br />

-<br />

SAR ADC<br />

DS70291E-page 274 © 2011 Microchip Technology Inc.<br />

S/H0<br />

S/H1<br />

S/H2<br />

S/H3<br />

Note 1: VREF+, VREF- inputs can be multiplexed with other analog inputs.<br />

2: Channels 1, 2 and 3 are not applicable for the 12-bit mode of operation.<br />

AVDD VREF- AVSS<br />

(1)<br />

VREF+ (1)<br />

VCFG<br />

VREFH VREFL<br />

ADC1BUF0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!