RealView Compilation Tools - ARM Information Center

Compiler Command-line Options
Usage
Use this option to tell the compiler how many cycles the MUL instruction takes to use
the multiplier block and related parts of the chip. Until finished, these parts of the chip
cannot be used for another instruction and the result of the MUL is not available for any
later instructions to use.
It is possible that a processor might have two or more multiplier options that are set for
a given hardware implementation. For example, one implementation might be
configured to take one cycle to execute. The other implementation might take 33 cycles
to execute. This option is used to convey the correct number of cycles for a given
processor.
Example
--multiply_latency=33
See also
• Cortex -M1 Technical Reference Manual.
2.1.117 --narrow_volatile_bitfields
The AEABI specifies that volatile bitfields are accessed as the size of their container
type. However, some versions of GCC instead use the smallest access size that contains
the entire bitfield. --narrow_volatile_bitfields emulates this non-AEABI compliant
behavior.
See also
• Application Binary Interface (ABI) for the ARM Architecture,
http://infocenter.arm.com/help/index.jsptopic=/com.arm.doc.subset.swdev.abi/i
ndex.html
2.1.118 --nonstd_qualifier_deduction, --no_nonstd_qualifier_deduction
This option controls whether or not nonstandard template argument deduction is to be
performed in the qualifier portion of a qualified name in C++.
With this feature enabled, a template argument for the template parameter T can be
deduced in contexts like A::B or T::B. The standard deduction mechanism treats
these as non deduced contexts that use the values of template parameters that were
either explicitly specified or deduced elsewhere.
2-94 Copyright © 2007-2010 ARM. All rights reserved. ARM DUI 0348C
Non-Confidential,
ID101213