uPD789074 Subseries 8-Bit Single-Chip Microcontrollers UD - Home

More documents

Recommendations

Info

CHAPTER 9 SERIAL INTERFACE 20(2) Asynchronous serial interface mode register 20 (ASIM20)ASIM20 is set when serial interface 20 is used in asynchronous serial interface mode.ASIM20 is set with a 1-bit or 8-bit memory manipulation instruction.RESET input clears ASIM20 to 00H.Figure 9-4. Format of Asynchronous Serial Interface Mode Register 20Symbol 5 4 3 2 1 0 Address After reset R/WASIM20TXE20 RXE20 PS201 PS200 CL20 SL20 0 0FF70H 00H R/WTXE20Transmit operation control01Transmit operation stopTransmit operation enableRXE20Receive operation control01Receive operation stopReceive operation enablePS201PS200Parity bit specification00110101No parityAlways add 0 parity at transmission.Parity check is not performed at reception (no parity error occurs).Odd parityEven parityCL20017 bits8 bitsTransmit data character length specificationSL20011 bit2 bitsTransmit data stop bit lengthCautions 1. Bits 0 and 1 must both be set to 0.2. If 3-wire serial I/O mode is selected, ASIM20 must be cleared to 00H.3. Switch operating modes after halting the serial transmit/receive operation.120User’s Manual U14801EJ3V1UD
CHAPTER 9 SERIAL INTERFACE 20(1) Operation stop modeTable 9-2. Operating Mode Settings of Serial Interface 20ASIM20CSIM20PM22 P22 PM21 P21 PM20 P20 FirstShiftP22/SI20/P21/SO20/P20/SCK20/TXE20 RXE20 CSIE20 DIR20 CSCK20BitClockRxD20 PinFunctionTxD20 PinFunctionASCK20 PinFunction0 0 0 × × × Note 1 × Note 1 × Note 1 × Note 1 × Note 1 × Note 1 − − P22 P21 P20Other than aboveSetting prohibited(2) 3-wire serial I/O modeASIM20CSIM20PM22 P22 PM21 P21 PM20 P20 FirstShiftP22/SI20/P21/SO20/P20/SCK20/TXE20 RXE20 CSIE20 DIR20 CSCK20BitClockRxD20 PinFunctionTxD20 PinFunctionASCK20 PinFunction0 01 00 1 Note 2 × Note 2 0 1 1 × MSB ExternalSI20 Note 2SO20SCK20clock(CMOS output)input1 0 1InternalclockSCK20output1 10 1 × LSB ExternalclockSCK20input10 1InternalSCK20clockoutputOther than aboveSetting prohibited(3) Asynchronous serial interface modeASIM20CSIM20PM22 P22 PM21 P21 PM20 P20 FirstShiftP22/SI20/P21/SO20/P20/SCK20/TXE20 RXE20 CSIE20 DIR20 CSCK20BitClockRxD20 PinFunctionTxD20 PinFunctionASCK20 PinFunctionLSB0 1 0 0 0 1 × × Note 1 × Note 11 0 0 0 0 × Note 1 × Note 1 0 1 1 × External× Note 1 × Note 1 Internalclock× Note 1 × Note 1 Internalclock1 × Externalclock× Note 1 × Note 1 Internalclock1 1 0 0 0 1 × 0 1 1 × ExternalclockP22RxD20TxD20(CMOS output)P21TxD20(CMOS output)ASCK20inputP20ASCK20inputP20ASCK20inputP20clockOther than aboveSetting prohibitedNotes 1. These pins can be used for port functions.2. When only transmission is used, this pin can be used as P22 (CMOS I/O).Remark×: Don't care.User’s Manual U14801EJ3V1UD 121
Page 1 and 2:
User’s ManualµPD789074 Subseries
Page 3 and 4:
NOTES FOR CMOS DEVICES1VOLTAGE APPL
Page 5 and 6:
Regional InformationSome informatio
Page 7 and 8:
INTRODUCTIONReadersPurposeOrganizat
Page 9:
Documents for Flash Memory WritingP
Page 13 and 14:
CHAPTER 11 STANDBY FUNCTION .......
Page 15 and 16:
LIST OF FIGURES (1/3)Figure No. Tit
Page 17 and 18:
LIST OF FIGURES (3/3)Figure No. Tit
Page 19 and 20:
LIST OF TABLES (2/2)Table No. Title
Page 21 and 22:
CHAPTER 1 GENERAL1.2 Features• RO
Page 23 and 24:
CHAPTER 1 GENERAL1.6 Pin Configurat
Page 25 and 26:
CHAPTER 1 GENERALThe major function
Page 27 and 28:
CHAPTER 1 GENERAL1.8 Block DiagramT
Page 29 and 30:
CHAPTER 1 GENERAL1.10 Differences B
Page 31 and 32:
CHAPTER 2 PIN FUNCTIONS(2) Non-port
Page 33 and 34:
CHAPTER 2 PIN FUNCTIONS(h) RxD20, T
Page 35 and 36:
CHAPTER 2 PIN FUNCTIONS2.3 Pin I/O
Page 37 and 38:
CHAPTER 3 CPU ARCHITECTURE3.1 Memor
Page 39 and 40:
CHAPTER 3 CPU ARCHITECTUREFigure 3-
Page 41 and 42:
CHAPTER 3 CPU ARCHITECTURE3.1.1 Int
Page 43 and 44:
Page 45 and 46:
Page 47 and 48:
CHAPTER 3 CPU ARCHITECTURE(a) Inter
Page 49 and 50:
CHAPTER 3 CPU ARCHITECTURE3.2.2 Gen
Page 51 and 52:
CHAPTER 3 CPU ARCHITECTURETable 3-3
Page 53 and 54:
CHAPTER 3 CPU ARCHITECTURE3.3 Instr
Page 55 and 56:
CHAPTER 3 CPU ARCHITECTURE3.3.3 Tab
Page 57 and 58:
CHAPTER 3 CPU ARCHITECTURE3.4.2 Sho
Page 59 and 60:
CHAPTER 3 CPU ARCHITECTURE3.4.4 Reg
Page 61 and 62:
CHAPTER 3 CPU ARCHITECTURE3.4.6 Bas
Page 63 and 64:
CHAPTER 4 PORT FUNCTIONSTable 4-1.
Page 65 and 66:
CHAPTER 4 PORT FUNCTIONS4.2.2 Port
Page 67 and 68:
CHAPTER 4 PORT FUNCTIONSFigure 4-5.
Page 69 and 70: CHAPTER 4 PORT FUNCTIONSFigure 4-7.
Page 71 and 72: CHAPTER 4 PORT FUNCTIONS4.3 Port Fu
Page 73 and 74: CHAPTER 4 PORT FUNCTIONS(3) Pull-up
Page 75 and 76: CHAPTER 5 CLOCK GENERATOR5.1 Clock
Page 77 and 78: CHAPTER 5 CLOCK GENERATOR5.4 System
Page 79 and 80: CHAPTER 5 CLOCK GENERATORFigure 5-4
Page 81 and 82: CHAPTER 5 CLOCK GENERATOR5.6 Changi
Page 83 and 84: Figure 6-1. Block Diagram of 16-Bit
Page 85 and 86: CHAPTER 6 16-BIT TIMER 906.3 Contro
Page 87 and 88: CHAPTER 6 16-BIT TIMER 90(2) Buzzer
Page 89 and 90: CHAPTER 6 16-BIT TIMER 906.4 Operat
Page 91 and 92: CHAPTER 6 16-BIT TIMER 906.4.2 Oper
Page 93 and 94: CHAPTER 6 16-BIT TIMER 906.4.4 16-b
Page 95 and 96: CHAPTER 6 16-BIT TIMER 906.5 Notes
Page 97 and 98: CHAPTER 7 8-BIT TIMER/EVENT COUNTER
Page 109 and 110: CHAPTER 8 WATCHDOG TIMER8.1 Watchdo
Page 115 and 116: CHAPTER 9 SERIAL INTERFACE 209.1 Fu
Page 117 and 118: Figure 9-2. Block Diagram of Baud R
Page 119: CHAPTER 9 SERIAL INTERFACE 209.3 Co
Page 123 and 124: CHAPTER 9 SERIAL INTERFACE 20(4) Ba
Page 125 and 126: CHAPTER 9 SERIAL INTERFACE 20(b) Ge
Page 127 and 128: CHAPTER 9 SERIAL INTERFACE 209.4.2
Page 129 and 130: CHAPTER 9 SERIAL INTERFACE 20(b) As
Page 131 and 132: CHAPTER 9 SERIAL INTERFACE 20(d) Ba
Page 133 and 134: CHAPTER 9 SERIAL INTERFACE 20(2) Co
Page 135 and 136: CHAPTER 9 SERIAL INTERFACE 20(c) Tr
Page 137 and 138: CHAPTER 9 SERIAL INTERFACE 20(e) Re
Page 139 and 140: CHAPTER 9 SERIAL INTERFACE 20(3) Ca
Page 141 and 142: CHAPTER 9 SERIAL INTERFACE 20(b) As
Page 143 and 144: CHAPTER 9 SERIAL INTERFACE 20(2) Co
Page 145 and 146: CHAPTER 9 SERIAL INTERFACE 20Figure
Page 151 and 152: CHAPTER 10 INTERRUPT FUNCTIONSTable
Page 153 and 154: CHAPTER 10 INTERRUPT FUNCTIONS10.3
Page 155 and 156: CHAPTER 10 INTERRUPT FUNCTIONS(2) I
Page 157 and 158: CHAPTER 10 INTERRUPT FUNCTIONS(4) P
Page 159 and 160: CHAPTER 10 INTERRUPT FUNCTIONSFigur
Page 165 and 166: CHAPTER 11 STANDBY FUNCTION11.1 Sta
Page 167 and 168: CHAPTER 11 STANDBY FUNCTION11.2 Ope
Page 169 and 170: CHAPTER 11 STANDBY FUNCTION11.2.2 S
Page 171 and 172:
CHAPTER 12 RESET FUNCTIONThe follow
Page 173 and 174:
CHAPTER 12 RESET FUNCTIONTable 12-1
Page 175 and 176:
CHAPTER 13 µPD78F907613.1 Flash Me
Page 177 and 178:
CHAPTER 13 µPD78F9076Figure 13-3.
Page 179 and 180:
CHAPTER 13 µPD78F907613.1.3 On-boa
Page 181 and 182:
CHAPTER 13 µPD78F9076When the rese
Page 183 and 184:
CHAPTER 13 µPD78F9076Figure 13-9.
Page 185 and 186:
CHAPTER 14 INSTRUCTION SET OVERVIEW
Page 187 and 188:
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Page 195 and 196:
CHAPTER 15 ELECTRICAL SPECIFICATION
Page 197 and 198:
Page 199 and 200:
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
Page 209 and 210:
Page 211 and 212:
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Page 219 and 220:
Page 221 and 222:
Page 223 and 224:
CHAPTER 18 RECOMMENDED SOLDERING CO
Page 225 and 226:
APPENDIX A DEVELOPMENT TOOLSThe fol
Page 227 and 228:
APPENDIX A DEVELOPMENT TOOLSA.1 Sof
Page 229 and 230:
APPENDIX A DEVELOPMENT TOOLSA.4 Fla
Page 231 and 232:
APPENDIX B NOTES ON TARGET SYSTEM D
Page 233 and 234:
APPENDIX C REGISTER INDEXC.1 Regist
Page 235 and 236:
APPENDIX C REGISTER INDEXC.2 Regist
Page 237 and 238:
APPENDIX D REVISION HISTORYThe foll
show all

uPD789074 Subseries 8-Bit Single-Chip Microcontrollers UD - Home

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?