uPD789074 Subseries 8-Bit Single-Chip Microcontrollers UD - Home

More documents

Recommendations

Info

CHAPTER 13 µPD78F907613.1.2 Communication modeUse the communication mode shown in Table 13-2 to perform communication between the dedicated flashprogrammer and µPD78F9076.Table 13-2. Communication Mode ListCommunicationModeCOMM PORTSIO ClockTYPE Setting Note 1CPU ClockIn Flashpro On Target BoardMultipleRatePins UsedNumber of VPPPulses3-wire serialI/OSIO ch-0(3-wire, sync.)100 Hz to 1, 2, 4, 5 1 to 5 MHz Note 2 1.0 SI20/RxD20/P221.25 MHz Note 2 MHz Notes 2, 3 SO20/TxD20/P21SCK20/ASCK20/P200UARTUART ch-0(Async.)4,800 to76,800 bps5 MHz Note 5 4.91 or5 MHz Note 2 1.0 RxD20/SI20/P22TxD20/SO20/P218Notes 2, 4Pseudo 3-wirePort A(Pseudo-3 wire)100 Hz to1 kHz1, 2, 4, 5 1 to 5 MHz Note 2 1.0 P01MHz Notes 2, 3 P02P0012Notes 1. Selection items for TYPE settings on the dedicated flash programmer (Flashpro III (part no. FL-PR3,PG-FP3)/Flashpro IV (part no. FL-PR4, PG-FP4)).2. The possible setting range differs depending on the voltage. For details, refer to CHAPTER 15ELECTRICAL SPECIFICATIONS (EXPANDED-SPECIFICATION PRODUCTS) and CHAPTER 16ELECTRICAL SPECIFICATIONS (CONVENTIONAL PRODUCTS).3. 2 or 4 MHz only for Flashpro III4. Because signal wave slew also affects UART communication, in addition to the baud rate error,thoroughly evaluate the slew.5. Only for Flashpro IV. However, when using Flashpro III, be sure to select the clock of the resonator onthe board. UART cannot be used with the clock supplied by Flashpro III.Figure 13-2. Communication Mode Selection Format10 VVPPVDDVSS1 2 nVPP pulsesRESETVDDVSS176User’s Manual U14801EJ3V1<strong>UD</strong>
CHAPTER 13 µPD78F9076Figure 13-3. Example of Connection with Dedicated Flash Programmer(a) 3-wire serial I/ODedicated flash programmerVPP1VDDRESETSCKSOSICLK Note 1GNDVPPVDDRESETSCK20SI20SO20X1VSSµPD78F9076(b) UARTDedicated flash programmerVPP1VDDRESETSOSICLKNotes 1, 2GNDVPPVDDRESETRXD20TXD20X1VSSµPD78F9076(c) Pseudo 3-wire (when P0 is used)Dedicated flash programmerVPP1VDDRESETSCKSOSICLK Note 1GNDVPPVDDRESETP00 (serial clock)P02 (serial input)P01 (serial output)X1VSSµPD78F9076Notes 1. When supplying the system clock from a dedicated flash programmer, connect the CLK and X1 pinsand cut off the resonator on the board. When using the clock oscillated by the on-board resonator, donot connect the CLK pin.2. When using UART with Flashpro III, the clock of the resonator connected to the X1 pin must be used,so do not connect the CLK pin.Caution The VDD pin, if already connected to the power supply, must be connected to the VDD pin of thededicated flash programmer. When using the power supply connected to the VDD pin, supplyvoltage before starting programming.User’s Manual U14801EJ3V1<strong>UD</strong> 177
Page 1 and 2:
User’s ManualµPD789074 Subseries
Page 3 and 4:
NOTES FOR CMOS DEVICES1VOLTAGE APPL
Page 5 and 6:
Regional InformationSome informatio
Page 7 and 8:
INTRODUCTIONReadersPurposeOrganizat
Page 9:
Documents for Flash Memory WritingP
Page 13 and 14:
CHAPTER 11 STANDBY FUNCTION .......
Page 15 and 16:
LIST OF FIGURES (1/3)Figure No. Tit
Page 17 and 18:
LIST OF FIGURES (3/3)Figure No. Tit
Page 19 and 20:
LIST OF TABLES (2/2)Table No. Title
Page 21 and 22:
CHAPTER 1 GENERAL1.2 Features• RO
Page 23 and 24:
CHAPTER 1 GENERAL1.6 Pin Configurat
Page 25 and 26:
CHAPTER 1 GENERALThe major function
Page 27 and 28:
CHAPTER 1 GENERAL1.8 Block DiagramT
Page 29 and 30:
CHAPTER 1 GENERAL1.10 Differences B
Page 31 and 32:
CHAPTER 2 PIN FUNCTIONS(2) Non-port
Page 33 and 34:
CHAPTER 2 PIN FUNCTIONS(h) RxD20, T
Page 35 and 36:
CHAPTER 2 PIN FUNCTIONS2.3 Pin I/O
Page 37 and 38:
CHAPTER 3 CPU ARCHITECTURE3.1 Memor
Page 39 and 40:
CHAPTER 3 CPU ARCHITECTUREFigure 3-
Page 41 and 42:
CHAPTER 3 CPU ARCHITECTURE3.1.1 Int
Page 43 and 44:
Page 45 and 46:
Page 47 and 48:
CHAPTER 3 CPU ARCHITECTURE(a) Inter
Page 49 and 50:
CHAPTER 3 CPU ARCHITECTURE3.2.2 Gen
Page 51 and 52:
CHAPTER 3 CPU ARCHITECTURETable 3-3
Page 53 and 54:
CHAPTER 3 CPU ARCHITECTURE3.3 Instr
Page 55 and 56:
CHAPTER 3 CPU ARCHITECTURE3.3.3 Tab
Page 57 and 58:
CHAPTER 3 CPU ARCHITECTURE3.4.2 Sho
Page 59 and 60:
CHAPTER 3 CPU ARCHITECTURE3.4.4 Reg
Page 61 and 62:
CHAPTER 3 CPU ARCHITECTURE3.4.6 Bas
Page 63 and 64:
CHAPTER 4 PORT FUNCTIONSTable 4-1.
Page 65 and 66:
CHAPTER 4 PORT FUNCTIONS4.2.2 Port
Page 67 and 68:
CHAPTER 4 PORT FUNCTIONSFigure 4-5.
Page 69 and 70:
CHAPTER 4 PORT FUNCTIONSFigure 4-7.
Page 71 and 72:
CHAPTER 4 PORT FUNCTIONS4.3 Port Fu
Page 73 and 74:
CHAPTER 4 PORT FUNCTIONS(3) Pull-up
Page 75 and 76:
CHAPTER 5 CLOCK GENERATOR5.1 Clock
Page 77 and 78:
CHAPTER 5 CLOCK GENERATOR5.4 System
Page 79 and 80:
CHAPTER 5 CLOCK GENERATORFigure 5-4
Page 81 and 82:
CHAPTER 5 CLOCK GENERATOR5.6 Changi
Page 83 and 84:
Figure 6-1. Block Diagram of 16-Bit
Page 85 and 86:
CHAPTER 6 16-BIT TIMER 906.3 Contro
Page 87 and 88:
CHAPTER 6 16-BIT TIMER 90(2) Buzzer
Page 89 and 90:
CHAPTER 6 16-BIT TIMER 906.4 Operat
Page 91 and 92:
CHAPTER 6 16-BIT TIMER 906.4.2 Oper
Page 93 and 94:
CHAPTER 6 16-BIT TIMER 906.4.4 16-b
Page 95 and 96:
CHAPTER 6 16-BIT TIMER 906.5 Notes
Page 97 and 98:
CHAPTER 7 8-BIT TIMER/EVENT COUNTER
Page 99 and 100:
Page 101 and 102:
Page 103 and 104:
Page 105 and 106:
Page 107 and 108:
Page 109 and 110:
CHAPTER 8 WATCHDOG TIMER8.1 Watchdo
Page 111 and 112:
Page 113 and 114:
Page 115 and 116:
CHAPTER 9 SERIAL INTERFACE 209.1 Fu
Page 117 and 118:
Figure 9-2. Block Diagram of Baud R
Page 119 and 120:
CHAPTER 9 SERIAL INTERFACE 209.3 Co
Page 121 and 122:
CHAPTER 9 SERIAL INTERFACE 20(1) Op
Page 123 and 124:
CHAPTER 9 SERIAL INTERFACE 20(4) Ba
Page 125 and 126: CHAPTER 9 SERIAL INTERFACE 20(b) Ge
Page 127 and 128: CHAPTER 9 SERIAL INTERFACE 209.4.2
Page 129 and 130: CHAPTER 9 SERIAL INTERFACE 20(b) As
Page 131 and 132: CHAPTER 9 SERIAL INTERFACE 20(d) Ba
Page 133 and 134: CHAPTER 9 SERIAL INTERFACE 20(2) Co
Page 135 and 136: CHAPTER 9 SERIAL INTERFACE 20(c) Tr
Page 137 and 138: CHAPTER 9 SERIAL INTERFACE 20(e) Re
Page 139 and 140: CHAPTER 9 SERIAL INTERFACE 20(3) Ca
Page 141 and 142: CHAPTER 9 SERIAL INTERFACE 20(b) As
Page 143 and 144: CHAPTER 9 SERIAL INTERFACE 20(2) Co
Page 145 and 146: CHAPTER 9 SERIAL INTERFACE 20Figure
Page 151 and 152: CHAPTER 10 INTERRUPT FUNCTIONSTable
Page 153 and 154: CHAPTER 10 INTERRUPT FUNCTIONS10.3
Page 155 and 156: CHAPTER 10 INTERRUPT FUNCTIONS(2) I
Page 157 and 158: CHAPTER 10 INTERRUPT FUNCTIONS(4) P
Page 159 and 160: CHAPTER 10 INTERRUPT FUNCTIONSFigur
Page 165 and 166: CHAPTER 11 STANDBY FUNCTION11.1 Sta
Page 167 and 168: CHAPTER 11 STANDBY FUNCTION11.2 Ope
Page 169 and 170: CHAPTER 11 STANDBY FUNCTION11.2.2 S
Page 171 and 172: CHAPTER 12 RESET FUNCTIONThe follow
Page 173 and 174: CHAPTER 12 RESET FUNCTIONTable 12-1
Page 175: CHAPTER 13 µPD78F907613.1 Flash Me
Page 179 and 180: CHAPTER 13 µPD78F907613.1.3 On-boa
Page 181 and 182: CHAPTER 13 µPD78F9076When the rese
Page 183 and 184: CHAPTER 13 µPD78F9076Figure 13-9.
Page 185 and 186: CHAPTER 14 INSTRUCTION SET OVERVIEW
Page 195 and 196: CHAPTER 15 ELECTRICAL SPECIFICATION
Page 223 and 224: CHAPTER 18 RECOMMENDED SOLDERING CO
Page 225 and 226: APPENDIX A DEVELOPMENT TOOLSThe fol
Page 227 and 228:
APPENDIX A DEVELOPMENT TOOLSA.1 Sof
Page 229 and 230:
APPENDIX A DEVELOPMENT TOOLSA.4 Fla
Page 231 and 232:
APPENDIX B NOTES ON TARGET SYSTEM D
Page 233 and 234:
APPENDIX C REGISTER INDEXC.1 Regist
Page 235 and 236:
APPENDIX C REGISTER INDEXC.2 Regist
Page 237 and 238:
APPENDIX D REVISION HISTORYThe foll
show all

uPD789074 Subseries 8-Bit Single-Chip Microcontrollers UD - Home

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?