Jens Janssen Diploma Thesis - Prof. Dr. Norbert Wermes ...

More documents

Recommendations

Info

few µm compared to a few 100 µm). Active edges becomes an important featureregarding IBL since overlapping (shingling) of modules in direction of the beampipe is not possible.32
Chapter 4The USBpix Test System4.1 IntroductionUSBpix was developed as a small and light weighting test system for ATLASFE-I3 pixel readout chips. As successor to TurboDAQ, which is rather bigin size and consists of many expensive hardware components, it provides thefunctionality which is needed for a full characterization of pixel sensors attachedto the FE-I3 pixel readout chip.The development of the USBpix readout system started in the late 2008.The hardware design and basic software parts (USB driver, microcontrollercode, hardware interface libraries, and basic FPGA code) were developed atSiLAB 1 [33, 34]. Other parts of the software (STcontrol and PixLib) were contributedby the ATLAS Pixel Collaboration and were adapted to the USBpixtest system with support of University of Göttingen 2 .A main part of this diploma thesis covers the code maintenance and furtherdevelopment of the USBpix test system for the FE-I3 readout chip. In thebeginning of this work, source code refactoring was the main task to ensure extensibilityand maintainability of the test system. During this work many partsof the source code were rewritten and new functionality was added. Changeswere made to all system levels, i.e. driver, microcontroller code, libraries, userinterface and in particular to the FPGA code. Continuous testing and the characterizationof sensors (see section 6) during the development cycles helped toimprove the overall quality of the software.Furthermore, USBpix is capable to fulfill the needs for an ATLAS FE-I4 testsystem, of which development started in the late 2009. The FE-I3 test system’ssource code was ported to support the future ATLAS FE-I4 readout chip whichis foreseen for a future IBL upgrade of the ATLAS pixel detector.4.2 RequirementsThe USBpix test system main purpose is the characterization of new generationof sensor material intended for being used for IBL and HL-LHC detector1 Silizium Labor der Univerität Bonn, Nussallee 12, D-53115 Bonn, Germany.2 Georg-August-Universität Göttingen, II. Physikalisches Institut, Friedrich-Hund-Platz 1,D-37077 Göttingen, Germany.33
Page 1: Universität BonnPhysikalisches Ins
Page 7 and 8: Chapter 1IntroductionThe ATLAS expe
Page 9 and 10: Chapter 2The LHC Experiment2.1 The
Page 11 and 12: Figure 2.3: Cut-away view of the in
Page 13 and 14: The electromagnetic calorimeter use
Page 15 and 16: Chapter 3Silicon Pixel Detectors3.1
Page 17 and 18: Figure 3.2: Layout and interconnect
Page 19 and 20: (a) (b)Figure 3.4: On top view of t
Page 21: Figure 3.5: The analog pixel block
Page 24 and 25: Figure 3.8: The digital block of th
Page 26 and 27: the digital readout of the chip can
Page 28 and 29: Stopping power [MeV cm 2 /g]100101L
Page 30 and 31: The free charge carriers need to be
Page 32 and 33: The first point particularly concer
Page 34 and 35: Figure 3.14: A 3D n-in-p sensor (le
Page 38 and 39: Figure 4.1: The USBpix test system
Page 40 and 41: e accessed through a 20-bit wide ad
Page 42 and 43: hardware, USBpixdll library uses fu
Page 44 and 45: 100Scan overlaythreshold80604020MSC
Page 46 and 47: mand clock (CCK, 4 MHz 17 ) by mult
Page 48 and 49: aw data word bit [31:0]hit wordw/o
Page 50 and 51: Figure 4.7: Overview of interconnec
Page 52 and 53: SOURCE_SCAN.Module "test"Cluster To
Page 54 and 55: Figure 5.1: The USBpix test setup:
Page 56 and 57: Not only the wafer processing a ect
Page 58 and 59: 2. The tuning was changed to a gain
Page 60 and 61: FDAC The FDAC is a 3-bit pixel regi
Page 62 and 63: probability of 50%. Mathematically,
Page 64 and 65: that the particles first impinge th
Page 66 and 67: 2. Conversion of (clustered) Time-o
Page 68 and 69: from the expected charge of 10000 e
Page 70 and 71: 6.2 Unirradiated Planar SensorsThe
Page 72 and 73: Sensor 3631-303 “ATLAS W11 19GR-2
Page 74 and 75: (a)(b)(c)Figure 6.4: Planar devices
Page 76 and 77: 6.3.1 Results of the Bias ScanLeaka
Page 78 and 79: (a)(b)Figure 6.7: Leakage current o
Page 80 and 81: (a)(b)Figure 6.9: FBK 3D devices: m
Page 82 and 83: Appendix AFE-I3 StandardConfigurati
Page 84 and 85: Appendix BFPGA ConfigurationRegiste
Page 86 and 87:
Appendix CTuning ResultsThis page i
Page 88 and 89:
Figure C.1: Tuning of the 3631-303
Page 90 and 91:
8642Figure C.3: Tuning of the WR13
Page 92 and 93:
8642Figure C.5: Tuning of the 4EM9
Page 94 and 95:
[13] Peric, I. et al.: The FEI3 rea
Page 96 and 97:
[37] Backhaus, M. et al.: Developme
show all

Jens Janssen Diploma Thesis - Prof. Dr. Norbert Wermes ...

Create successful ePaper yourself

Delete template?

Save as template?