ADV7174/ADV7179 Chip Scale PAL/NTSC Video ... - Analog Devices

More documents

Recommendations

Info

ADV7174/ADV7179 TTXREQ CLOCK TTX t 16 CONTROL I/PSS CONTROL O/PS t 17 SDATA SCLOCK CLOCK HSYNC, FIELD/VSYNC, BLANK PIXEL INPUT DATA HSYNC, FIELD/VSYNC, BLANK t 18 4 CLOCK CYCLES t 3 t 2 t 9 t 6 t 1 t 7 t 5 Figure 2. MPU Port Timing Diagram t 10 t 12 Cb Y Cr Y Cb Y t 11 Rev. B | Page 8 of 52 t 3 t 4 t8 t 13 t 14 Figure 3. Pixel and Control Data Timing Diagram 4 CLOCK CYCLES 4 CLOCK CYCLES Figure 4. Teletext Timing Diagram 3 CLOCK CYCLES 02980-0A-002 4 CLOCK CYCLES 02980-A-003 02980-A-004
ABSOLUTE MAXIMUM RATINGS Table 5. Parameter Rating VAA to GND 4 V Voltage on Any Digital Input Pin GND – 0.5 V to VAA + 0.5 V Storage Temperature (TS) −65°C to +150°C Junction Temperature (TJ) 150°C Lead Temperature Soldering, 10 sec 260°C Analog Outputs to GND1 GND – 0.5 V to VAA θJA 2 30°C/W __________________________________________________ 1 Analog output short circuit to any power supply or common can be of an indefinite duration. 2 With the exposed metal paddle on the underside of LFCSP soldered to GND on the PCB. Rev. B | Page 9 of 52 ADV7174/ADV7179 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability ESD CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
Page 1 and 2: FEATURES ITU-R1 BT601/BT656 YCrCb t
Page 3 and 4: Appendix 3—Copy Generation Manage
Page 5 and 6: 2.8 V TIMING SPECIFICATIONS VAA = 2
Page 7: 3.3 V TIMING SPECIFICATIONS VAA = 3
Page 11 and 12: GENERAL DESCRIPTION The ADV7174/ADV
Page 13 and 14: TYPICAL PERFORMANCE CHARACTERISTICS
Page 15 and 16: MAGNITUDE (dB) 0 -10 -20 -30 -40 -5
Page 17 and 18: RTC H/LTRANSITION COUNT START 128 C
Page 19 and 20: H V F H V DISPLAY DISPLAY VERTICAL
Page 21 and 22: Mode 1: Master Option HSYNC, BLANK,
Page 23 and 24: Mode 2: Master Option HSYNC, VSYNC,
Page 25 and 26: POWER-ON RESET After power-up, it i
Page 27 and 28: REGISTER PROGRAMMING This section d
Page 29 and 30: MODE REGISTER 1 (MR1) Bits: MR17-MR
Page 31 and 32: MODE REGISTER 3 (MR3) Bits: MR37-MR
Page 33 and 34: TIMING MODE REGISTER 0 (TR0) Bits:
Page 35 and 36: SUBCARRIER FREQUENCY REGISTERS 3-0
Page 37 and 38: TELETEXT REQUEST CONTROL REGISTER (
Page 39 and 40: APPENDIX 1—BOARD DESIGN AND LAYOU
Page 41 and 42: APPENDIX 2—CLOSED CAPTIONING The
Page 43 and 44: APPENDIX 4—WIDE SCREEN SIGNALING
Page 45 and 46: APPENDIX 6—WAVEFORMS NTSC WAVEFOR
Page 47 and 48: PAL WAVEFORMS 989.7mV 1288.6mV 650m
Page 49 and 50: APPENDIX 7—OPTIONAL OUTPUT FILTER
Page 51 and 52: Table 26. PAL-60 (FSC = 4.43361875

ADV7174/ADV7179 Chip Scale PAL/NTSC Video ... - Analog Devices

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?