19.07.2014 Views

PIC24HJ64 Datasheet

PIC24HJ64 Datasheet

PIC24HJ64 Datasheet

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PIC24HJ32GP302/304, <strong>PIC24HJ64</strong>GPX02/X04, AND PIC24HJ128GPX02/X04<br />

REGISTER 18-4:<br />

CiFCTRL: ECAN FIFO CONTROL REGISTER<br />

R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0 U-0<br />

DMABS — — — — —<br />

bit 15 bit 8<br />

U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0<br />

— — — FSA<br />

bit 7 bit 0<br />

Legend:<br />

C = Writeable bit, but only ‘0’ can be written to clear the bit<br />

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’<br />

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown<br />

bit 15-13 DMABS: DMA Buffer Size bits<br />

111 = Reserved<br />

110 = 32 buffers in DMA RAM<br />

101 = 24 buffers in DMA RAM<br />

100 = 16 buffers in DMA RAM<br />

011 = 12 buffers in DMA RAM<br />

010 = 8 buffers in DMA RAM<br />

001 = 6 buffers in DMA RAM<br />

000 = 4 buffers in DMA RAM<br />

bit 12-5 Unimplemented: Read as ‘0’<br />

bit 4-0 FSA: FIFO Area Starts with Buffer bits<br />

11111 = Read buffer RB31<br />

11110 = Read buffer RB30<br />

•<br />

•<br />

•<br />

00001 = Tx/Rx buffer TRB1<br />

00000 = Tx/Rx buffer TRB0<br />

© 2008 Microchip Technology Inc. Preliminary DS70293B-page 193

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!