[SAN99] SANCHEZ, Eduardo; SIPPER, Moshe; HAENNI, Jacques-Olivier; BEUCHAT, Jean- Luc; STAUFFER, André; PEREZ-URIBE, Andrés. Static and dynamic configurable sys- tems. Nova Iorque, Estados Unidos: [s.n.], 1999. p.556–564. [SAS01] SASSATELLI, Gilles; TORRES, Lionel; GALY, Jerome; CAMBOM aston; DIOU, Ca- mille. The Systolic Ring: a dynamically reconfigurable architecture for embed<strong>de</strong>d sys- tems. In: PROCEEDINGS OF THE FIELD-PROGRAMMABLE LOGIC AND APPLI- CATIONS WORKSHOP, 2001, Belfast, Irlanda do Norte. Anais. . . 2001. [SID99] SIDSA. Fipsoc mixed signal system-on-chip. Disponível por WWW em http://www.sidsa.com/FIPSOC/fipsoc1.<strong>pdf</strong> (Setembro 1999). [SIL01] SILICORE. Wishbone frequently asked questions (faq). Disponível por WWW em http://www.silicore.net/wishfaq.htm (Outubro 2001). [VAH01] VAHID, Frank; GIVARGIS, Tony. Platform tuning for embed<strong>de</strong>d systems <strong>de</strong>sign. IEEE Computer, California, USA, p.112–114, 2001. [VAS99] VASILKO, Milan. Dynasty: a temporal floorplanning based cad framework for dynami- cally reconfigurable logic systems. In: PROCEEDINGS OF FIELD PROGRAMMABLE LOGIC AND APPLICATIONS WORKSHOP, 1999, Glasgow, Escócia. Anais. . . 1999. p.124–133. [VIL97] VILLASENOR, John; MANGIONE-SMITH, William. Configurable computing. Scien- tific American, v.19, p.54–58, 1997. [WAI97] WAINGOLD, Elliot; TAYLOR, Michael; SRIKRISHNA, Devabhaktuni; SARKAR, Vi- vek; LEE, Walter; LEE, Victor; KIM, Jang; FRANK, Matthew; FINCH, Peter; BARUA, Rajeev; BABB, Jonathan; AMARASINGHE, Saman; AGARWAL, Anant. Baring it all to software: Raw Machines. IEEE Computer, New York, USA, p.86–93, 1997. [WIR95] WIRTHLIN, Michael J.; HUTCHINGS, Brad L. A dynamic struction set computer. In: PROCEEDINGS OF THE IEEE WORKSHOP ON FPGAS FOR CUSTOM COMPU- TING MACHINES, 1995, Los Alamitos, California. Anais. . . IEEE Computer Society Press, 1995. p.99–107. [WIR98] WIRTHLIN, Michael J.; HUTCHINGS, Brad L. Improving functional <strong>de</strong>nsity using run- time circuit reconfiguration. Nova Iorque, EUA: [s.n.], 1998. v.6, n.2, p.247–256. [XIL99] XILINX. Satus and control semaphore registers using partial reconfiguration. Dis- ponível por WWW em http://www.xilinx.com/xapp/xapp138.<strong>pdf</strong> (Junho 1999). 102
[XIL99a] XILINX. XC6200 datasheet. Disponível por WWW em http://<strong>de</strong>c.bournemouth.ac.uk/drhw_lib/archive/xc6200.<strong>pdf</strong> (Junho 1999). [XIL00] XILINX. Frequently asked questions about partial reconfiguration. Disponível por WWW em http://www.xilinx.com/xilinxonline/partreconfaq.htm (2000). [XIL00a] XILINX. Virtex series configuration architecture user gui<strong>de</strong>. Disponível por WWW em http://www.xilinx.com/xapp/xapp151.<strong>pdf</strong> (Setembro 2000). [XIL01] XILINX. The JBits 2.7 SDK for Virtex. Disponível por FTP em ftp://customer:xilinx@ftp.xilinx.com/download/JBits2_7.exe (Outubro 2001). 103