Apalis Carrier Board Design Guide - Toradex

More documents

Recommendations

Info

Apalis Carrier Board Design GuideX1CUSBO1_D-USBO1_D+USBO1_SSTX-USBO1_SSTX+USBO1_SSRX-USBO1_SSRX+USBO1_VBUSUSBO1_IDUSBO1_OC#USBO1_ENUSBH_OC#USBH_EN7674706864626072262274 3.3VR2USB_CTRL[0..1]100K96 USBH_OC#84 USBH_ENR3GND100K4GND51GND5V2USBH_EN 3USBH_OC# 8IC1BEN_2OC_2#GNDTPS2052BDIC1AV_INEN_1OC_1#TPS2052BDOUT_2OUT_167C1100nF16V+GND GNDVCC_USBH2220R@100MHzC2100uF10V2AC3L3 1nF50VGND_USBH2X2OptionalVCC_USBH2R1330RLED1GREENGNDUSBH2_D-USBH2_D+USBH3_D-USBH3_D+USBH4_D-USBH4_D+USBH4_SSTX-USBH4_SSTX+USBH4_SSRX-USBH4_SSRX+Apalis - USB3 of 25MM70-314-310B11L1VCC82 USBH2_D_N 2 3USBH2_D_CON_N2D-80 USBH2_D_P 14USBH2_D_CON_P3D+D2490R@100MHzGND21D-D+L2882A86220R@100MHzGND_USBH2GNDGNDTPD2EUSB30DRTR100981041069294Figure 29: USB 2.0 host reference schematic292303-1S1S2S3S4SHIELD2.5.3 Unused USB Signal TerminationApalisPinApalisSignal NameRecommended Termination74 USBO1_D+ Leave NC if not used76 USBO1_D- Leave NC if not used62 USBO1_SSRX+ Leave NC if not used64 USBO1_SSRX- Leave NC if not used68 USBO1_SSTX+ Leave NC if not used70 USBO1_SSTX- Leave NC if not used80 USBH2_D+ Leave NC if not used82 USBH2_D- Leave NC if not used86 USBH3_D+ Leave NC if not used88 USBH3_D- Leave NC if not used98 USBH4_D+ Leave NC if not used100 USBH4_D- Leave NC if not used94 USB H4_SSRX+ Leave NC if not used92 USB H4_SSRX- Leave NC if not used106 USBH4_SSTX+ Leave NC if not used104 USB H4_SSTX- Leave NC if not used72 USBO1_ID60 USBO1_VBUS Leave NC if not used274 USBO1_EN Leave NC if not usedLeave NC and set the USB port direction in software to host or client OR ground the pin if port isused permanently as host OR add pull-up resistor if port is used as slave.262 USBO1_OC# Add pull-up resistor or disable the overcurrent function in software84 USBH_EN Leave NC if not used96 USBH_OC# Add pull-up resistor OR disable the overcurrent function in softwareTable 13: Unused USB signal terminationToradex AG l Altsagenstrasse 5 l 6048 Horw l Switzerland l +41 41 500 48 00 l www.toradex.com l info@toradex.com Page | 32
Apalis Carrier Board Design Guide2.6 Parallel RGB LCD Interface2.6.1 Parallel RGB LCD SignalsApalisPinApalisSignal NameI/OTypePowerRail251 LCD1_R0 O CMOS 3.3V253 LCD1_R1 O CMOS 3.3V255 LCD1_R2 O CMOS 3.3V257 LCD1_R3 O CMOS 3.3V259 LCD1_R4 O CMOS 3.3V261 LCD1_R5 O CMOS 3.3V263 LCD1_R6 O CMOS 3.3V265 LCD1_R7 O CMOS 3.3V269 LCD1_G0 O CMOS 3.3V271 LCD1_G1 O CMOS 3.3V273 LCD1_G2 O CMOS 3.3V275 LCD1_G3 O CMOS 3.3V277 LCD1_G4 O CMOS 3.3V279 LCD1_G5 O CMOS 3.3V281 LCD1_G6 O CMOS 3.3V283 LCD1_G7 O CMOS 3.3V287 LCD1_B0 O CMOS 3.3V289 LCD1_B1 O CMOS 3.3V291 LCD1_B2 O CMOS 3.3V293 LCD1_B3 O CMOS 3.3V295 LCD1_B4 O CMOS 3.3V297 LCD1_B5 O CMOS 3.3V299 LCD1_B6 O CMOS 3.3V301 LCD1_B7 O CMOS 3.3VDescriptionRed LCD data signals (LSB: 0, MSB: 7)Green LCD data signals (LSB: 0, MSB: 7)Blue LCD data signals (LSB: 0, MSB: 7)249 LCD1_DE O CMOS 3.3V Data Enable (other names: Output Enable)243 LCD1_PCLK O CMOS 3.3V Pixel Clock (other names: Dot Clock, L_PCLK_WR)247 LCD1_HSYNC O CMOS 3.3V Horizontal Sync (other names: Line Clock, L_LCKL_A0)245 LCD1_VSYNC O CMOS 3.3V Vertical Sync (other names: Frame Clock, L_FCLK)239 BKL1_PWM O CMOS 3.3V286 BKL1_ON O CMOS 3.3V Backlight enable signalBacklight PWM, can be used to control the brightness of the LCDbacklight205 I2C2_SDA I/O OD 3.3V I 2 C interface that might be used for the extended display identificationdata (EDID) or as DDC if a converter to VGA or DVI is added. This207 I2C2_SCL O OD 3.3V interface is shared with the other display interfaces.2.6.2 Color MappingTable 14: Parallel RGB LCD signalsThe 24-bit color mapping is guaranteed to be compatible with other Apalis modules. R7, G7 andB7 are the most significant bits (MSBs) and R0, G0 and B0 are the least significant bits (LSBs) forthe respective colors. To use displays which require fewer bits (e.g. 18 or 16-bit displays), simply donot connect the bottom n LSBs for each color, where n is the number of signals that are notrequired for a specific color. For instance, to connect an 18-bit display, R0, R1, G0, G1 B0, and B1will remain unused, and R2, G2, and B2 will become the LSBs for this configuration.Some Apalis Modules might feature additional color mappings for 18 or 16-bit displays. Thesemappings might be incompatible with the 24-bit mapping of the Apalis standard. In order to keepToradex AG l Altsagenstrasse 5 l 6048 Horw l Switzerland l +41 41 500 48 00 l www.toradex.com l info@toradex.com Page | 33
Page 1 and 2: Apalis Computer ModuleCarrier Board
Page 3: Apalis Carrier Board Design Guide1
Page 6 and 7: Apalis Carrier Board Design Guide1
Page 8 and 9: Apalis Carrier Board Design GuideAb
Page 12 and 13: Apalis Carrier Board Design GuideIt
Page 14 and 15: Apalis Carrier Board Design GuideEv
Page 16 and 17: Apalis Carrier Board Design GuideTh
Page 20 and 21: Apalis Carrier Board Design GuideX1
Page 22 and 23: Apalis Carrier Board Design Guide2.
Page 26 and 27: Apalis Carrier Board Design GuideAp
Page 28 and 29: Apalis Carrier Board Design GuideTP
Page 34 and 35: Apalis Carrier Board Design Guideth
Page 36 and 37: 12+Apalis Carrier Board Design Guid
Page 56 and 57: Apalis Carrier Board Design GuideAV
Page 60 and 61: Apalis Carrier Board Design GuideTr
Page 66 and 67: Resume from Suspend (SUS -> RUN)Sus
Page 70 and 71: Apalis Carrier Board Design GuideDu
Page 74 and 75: R4Apalis Carrier Board Design Guide
Page 78 and 79: Apalis Carrier Board Design GuideDi

Apalis Carrier Board Design Guide - Toradex

Create successful ePaper yourself

Delete template?

Save as template?