Apalis Carrier Board Design Guide - Toradex

More documents

Recommendations

Info

Apalis Carrier Board Design Guide2.7.1 LVDS SignalsApalisPinApalisSignal NameI/OTypePowerRailDescription246 LVDS1_A_CLK- O LVDS LVDS Clock out for channel A248 LVDS1_A_CLK+ O LVDS(odd pixels/single channel)252 LVDS1_A_TX0- O LVDS LVDS data lane 0 for channel A254 LVDS1_A_TX0+ O LVDS(odd pixels/single channel)258 LVDS1_A_TX1- O LVDS LVDS data lane 1 for channel A260 LVDS1_A_TX1+ O LVDS(odd pixels/single channel)264 LVDS1_A_TX2- O LVDS LVDS data lane 2 for channel A266 LVDS1_A_TX2+ O LVDS(odd pixels/single channel)270 LVDS1_A_TX3- O LVDS LVDS data lane 3 for channel A272 LVDS1_A_TX3+ O LVDS(odd pixels/single channel; unused for 18-bit)276 LVDS1_B_CLK- O LVDS LVDS Clock out for channel B278 LVDS1_B_CLK+ O LVDS(even pixels/unused for single channel)282 LVDS1_B_TX0- O LVDS LVDS data lane 0 for channel B284 LVDS1_B_TX0+ O LVDS(odd pixels/unused for single channel)288 LVDS1_B_TX1- O LVDS LVDS data lane 1 for channel B290 LVDS1_B_TX1+ O LVDS(odd pixels/unused for single channel)294 LVDS1_B_TX2- O LVDS LVDS data lane 2 for channel B296 LVDS1_B_TX2+ O LVDS(odd pixels/unused for single channel)300 LVDS1_B_TX3- O LVDS LVDS data lane 3 for channel B302 LVDS1_B_TX3+ O LVDS(odd pixels/unused for single channel; unused for 18-bit)239 BKL1_PWM O CMOS 3.3V286 BKL1_ON O CMOS 3.3V Backlight enable signalBacklight PWM, can be used to control the brightness of the LCDbacklight205 I2C2_SDA I/O OD 3.3V I 2 C interface that might be used for the extended display identificationdata (EDID) or as DDC if a converter to VGA or DVI is added. This207 I2C2_SCL O OD 3.3V interface is shared with the other display interfaces.Table 16: LVDS LCD signals2.7.2 Compatibility between LVDS ConfigurationsA single channel LVDS interface can provide resolutions up to 1280x1024 pixels (depending onavailable displays). Displays with higher resolutions require a second LVDS channel. In this case,the odd bits are transmitted in the first channel and the even bits are transmitted in the secondchannel. Depending on the Apalis module, the LVDS transmitter will provide either single or dualchannel signals. Some modules may be more flexible in their ability to configure the output modeof the transmitter. Please consult the applicable Apalis module datasheet for information aboutsupported channel modes. As the following figure shows, it is not possible to connect a singlechannel display to a dual channel output and vice versa.Toradex AG l Altsagenstrasse 5 l 6048 Horw l Switzerland l +41 41 500 48 00 l www.toradex.com l info@toradex.com Page | 38
Apalis Carrier Board Design GuideCLKCLKCLKCLKSingle Channel TransmitterTX0TX1TX2TX3RX0RX1RX2RX3Single Channel DisplaySingle Channel TransmitterTX0TX1TX2TX3RX0RX1RX2RX3CLKRX0RX1Dual Channel DisplayRX2RX3CLKCLKCLKCLKTransmitter in Dual Channel ModeTX0TX1TX2TX3CLKTX0TX1TX2TX3RX0RX1RX2RX3Single Channel DisplayTransmitter in Dual Channel ModeTX0TX1TX2TX3CLKTX0TX1TX2TX3RX0RX1RX2RX3CLKRX0RX1RX2RX3Dual Channel DisplayFigure 33: Compatibility between Single and Dual Channel LVDSFor the 24-bit LVDS interface, there are two different color mappings available; VESA and JEIDA.The following figure shows the compatibility between the 18-bit LVDS interface and these colormappings. When selecting a display, ensure that the Apalis module LVDS interface can beconfigured to a compatible color mapping as some modules may not support all color mappings.18bit Display24bit JEIDA Display24bit VESA Display18bit Transmitter18bit TransmitterCLKTX0TX1TX2CLKRX0RX1RX218bit Display18bit TransmitterCLKTX0TX1TX2CLKRX0RX1RX2RX324bit JEIDA Display18bit TransmitterCLKTX0TX1TX2CLKRX0RX1RX2RX324bit VESA Display24bit JEIDA Transmitter24bit JEIDA TransmitterCLKTX0TX1TX2TX3CLKRX0RX1RX218bit Display24bit JEIDA TransmitterCLKTX0TX1TX2TX3CLKRX0RX1RX2RX324bit JEIDA Display24bit JEIDA TransmitterCLKTX0TX1TX2TX3CLKRX0RX1RX2RX324bit VESA Display24bit VESA Transmitter24bit VESA TransmitterCLKTX0TX1TX2TX3CLKRX0RX1RX218bit Display24bit VESA TransmitterCLKTX0TX1TX2TX3CLKRX0RX1RX2RX324bit JEIDA Display24bit VESA TransmitterCLKTX0TX1TX2TX3CLKRX0RX1RX2RX324bit VESA DisplayFigure 34: Compatibility between LVDS color mappingToradex AG l Altsagenstrasse 5 l 6048 Horw l Switzerland l +41 41 500 48 00 l www.toradex.com l info@toradex.com Page | 39
Page 1 and 2: Apalis Computer ModuleCarrier Board
Page 3: Apalis Carrier Board Design Guide1
Page 6 and 7: Apalis Carrier Board Design Guide1
Page 8 and 9: Apalis Carrier Board Design GuideAb
Page 12 and 13: Apalis Carrier Board Design GuideIt
Page 14 and 15: Apalis Carrier Board Design GuideEv
Page 16 and 17: Apalis Carrier Board Design GuideTh
Page 20 and 21: Apalis Carrier Board Design GuideX1
Page 22 and 23: Apalis Carrier Board Design Guide2.
Page 26 and 27: Apalis Carrier Board Design GuideAp
Page 28 and 29: Apalis Carrier Board Design GuideTP
Page 34 and 35: Apalis Carrier Board Design Guideth
Page 36 and 37: 12+Apalis Carrier Board Design Guid
Page 56 and 57: Apalis Carrier Board Design GuideAV
Page 60 and 61: Apalis Carrier Board Design GuideTr
Page 66 and 67: Resume from Suspend (SUS -> RUN)Sus
Page 70 and 71: Apalis Carrier Board Design GuideDu
Page 74 and 75: R4Apalis Carrier Board Design Guide
Page 78 and 79: Apalis Carrier Board Design GuideDi

Apalis Carrier Board Design Guide - Toradex

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?