25.08.2015 Views

UM10139

UM10139 Volume 1: LPC214x User Manual - Fab@Home

UM10139 Volume 1: LPC214x User Manual - Fab@Home

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Philips SemiconductorsVolume 1<strong>UM10139</strong>Chapter 1: Introductory information1.3 Applications1.4 Device information• 60 MHz maximum CPU clock available from programmable on-chip PLL with settlingtime of 100 µs.• On-chip integrated oscillator operates with an external crystal in range from 1 MHz to30 MHz and with an external oscillator up to 50 MHz.• Power saving modes include Idle and Power-down.• Individual enable/disable of peripheral functions as well as peripheral clock scaling foradditional power optimization.• Processor wake-up from Power-down mode via external interrupt, USB, Brown-OutDetect (BOD) or Real-Time Clock (RTC).• Single power supply chip with Power-On Reset (POR) and BOD circuits:– CPU operating voltage range of 3.0 V to 3.6 V (3.3 V ± 10 %) with 5 V tolerant I/Opads.• Industrial control• Medical systems• Access control• Point-of-sale• Communication gateway• Embedded soft modem• General purpose applicationsTable 1:DeviceLPC2141/2/4/6/8 device informationNumberof pinsOn-chipSRAM1.5 Architectural overviewEndpointUSB RAMOn-chipFLASHNumber of10-bit ADCchannelsNumber of10-bit DACchannelsLPC2141 64 8 kB 2 kB 32 kB 6 - -LPC2142 64 16 kB 2 kB 64 kB 6 1 -LPC2144 64 16 kB 2 kB 128 kB 14 1 UART1 with full modeminterfaceLPC2146 64 32 kB + 8 kB [1] 2 kB 256 kB 14 1 UART1 with full modeminterfaceLPC2148 64 32 kB + 8 kB [1] 2 kB 512 kB 14 1 UART1 with full modeminterfaceNote[1] While the USB DMA is the primary user of the additional 8 kB RAM, this RAM is also accessible at any timeby the CPU as a general purpose RAM for data and code storage.The LPC2141/2/4/6/8 consists of an ARM7TDMI-S CPU with emulation support, theARM7 Local Bus for interface to on-chip memory controllers, the AMBA AdvancedHigh-performance Bus (AHB) for interface to the interrupt controller, and the VLSI© Koninklijke Philips Electronics N.V. 2005. All rights reserved.User manual Rev. 01 — 15 August 2005 4

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!