25.08.2015 Views

UM10139

UM10139 Volume 1: LPC214x User Manual - Fab@Home

UM10139 Volume 1: LPC214x User Manual - Fab@Home

SHOW MORE
SHOW LESS
  • No tags were found...

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Philips SemiconductorsVolume 1<strong>UM10139</strong>Chapter 5: VICTable 35:VIC register mapName Description Access Resetvalue [1]VICIRQStatusVICFIQStatusVICRawIntrVICIntSelectIRQ Status Register. This register reads out the state ofthose interrupt requests that are enabled and classified asIRQ.FIQ Status Requests. This register reads out the state ofthose interrupt requests that are enabled and classified asFIQ.Raw Interrupt Status Register. This register reads out thestate of the 32 interrupt requests / software interrupts,regardless of enabling or classification.Interrupt Select Register. This register classifies each of the32 interrupt requests as contributing to FIQ or IRQ.AddressRO 0 0xFFFF F000RO 0 0xFFFF F004RO 0 0xFFFF F008R/W 0 0xFFFF F00CVICIntEnable Interrupt Enable Register. This register controls which of the R/W 0 0xFFFF F01032 interrupt requests and software interrupts are enabled tocontribute to FIQ or IRQ.VICIntEnClr Interrupt Enable Clear Register. This register allows WO 0 0xFFFF F014software to clear one or more bits in the Interrupt Enableregister.VICSoftInt Software Interrupt Register. The contents of this register are R/W 0 0xFFFF F018ORed with the 32 interrupt requests from various peripheralfunctions.VICSoftIntClear Software Interrupt Clear Register. This register allows WO 0 0xFFFF F01Csoftware to clear one or more bits in the Software Interruptregister.VICProtection Protection enable register. This register allows limiting R/W 0 0xFFFF F020access to the VIC registers by software running in privilegedmode.VICVectAddr Vector Address Register. When an IRQ interrupt occurs, the R/W 0 0xFFFF F030IRQ service routine can read this register and jump to thevalue read.VICDefVectAddr Default Vector Address Register. This register holds the R/W 0 0xFFFF F034address of the Interrupt Service routine (ISR) fornon-vectored IRQs.VICVectAddr0 Vector address 0 register. Vector Address Registers 0-15 R/W 0 0xFFFF F100hold the addresses of the Interrupt Service routines (ISRs)for the 16 vectored IRQ slots.VICVectAddr1 Vector address 1 register. R/W 0 0xFFFF F104VICVectAddr2 Vector address 2 register. R/W 0 0xFFFF F108VICVectAddr3 Vector address 3 register. R/W 0 0xFFFF F10CVICVectAddr4 Vector address 4 register. R/W 0 0xFFFF F110VICVectAddr5 Vector address 5 register. R/W 0 0xFFFF F114VICVectAddr6 Vector address 6 register. R/W 0 0xFFFF F118VICVectAddr7 Vector address 7 register. R/W 0 0xFFFF F11CVICVectAddr8 Vector address 8 register. R/W 0 0xFFFF F120VICVectAddr9 Vector address 9 register. R/W 0 0xFFFF F124VICVectAddr10 Vector address 10 register. R/W 0 0xFFFF F128VICVectAddr11 Vector address 11 register. R/W 0 0xFFFF F12C© Koninklijke Philips Electronics N.V. 2005. All rights reserved.User manual Rev. 01 — 15 August 2005 51

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!