11.07.2015 Views

Xilinx PG054 7 Series FPGAs Integrated Block for PCI Express ...

Xilinx PG054 7 Series FPGAs Integrated Block for PCI Express ...

Xilinx PG054 7 Series FPGAs Integrated Block for PCI Express ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Chapter 3Designing with the CoreThis chapter includes guidelines and additional in<strong>for</strong>mation to make designing with thecore easier. It provides design instructions <strong>for</strong> the <strong>Xilinx</strong>® 7 <strong>Series</strong> <strong>FPGAs</strong> <strong>Integrated</strong> <strong>Block</strong><strong>for</strong> <strong>PCI</strong> <strong>Express</strong>® user interface and assumes knowledge of the <strong>PCI</strong> <strong>Express</strong> TransactionLayer Packet (TLP) header fields. Header fields are defined in <strong>PCI</strong> <strong>Express</strong> Base Specificationv2.1 [Ref 2], in the “Transaction Layer Specification” chapter.This chapter contains these sections:• General Design Guidelines• Clocking• Resets• Protocol Layers• FPGA ConfigurationGeneral Design GuidelinesThis section provides design guidelines on these topics:• Designing with the Transaction Layer Interface• Designing with the Physical Layer Control and Status Interface• Design with Configuration Space Registers and Configuration Interface• Error Detection• Power Management• Generating Interrupt Requests• Link Training: 2-Lane, 4-Lane, and 8-Lane Components• Lane Reversal• Using the Dynamic Reconfiguration Port Interface• Tandem PROM• Tandem <strong>PCI</strong>e (ISE Tool Flow)7 <strong>Series</strong> <strong>Integrated</strong> <strong>Block</strong> <strong>for</strong> <strong>PCI</strong>e (v1.6) www.xilinx.com 49<strong>PG054</strong> July 25, 2012

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!