- Page 1 and 2: 7 Series FPGAsIntegrated Block forP
- Page 3: Chapter 5: Constraining the CoreReq
- Page 7 and 8: IP FactsIntroductionThe LogiCORE IP
- Page 9 and 10: Chapter 1OverviewXilinx® 7 series
- Page 11 and 12: Chapter 2Product SpecificationThe X
- Page 13 and 14: Minimum Device RequirementsTable 2-
- Page 15 and 16: Core InterfacesCore InterfacesThe 7
- Page 17 and 18: Core InterfacesTable 2-6:LaneNumber
- Page 19 and 20: Transaction InterfaceTable 2-7:Comm
- Page 21 and 22: Transaction InterfaceTable 2-9: Tra
- Page 23 and 24: Transaction InterfaceTable 2-10: Re
- Page 25 and 26: Transaction InterfaceTable 2-11:Phy
- Page 27 and 28: Transaction InterfaceTable 2-11:Phy
- Page 29 and 30: Transaction InterfaceTable 2-12: Ro
- Page 31 and 32: Transaction InterfaceTable 2-14:Con
- Page 33 and 34: Transaction InterfaceTable 2-15:cfg
- Page 35 and 36: Transaction InterfaceTable 2-16:cfg
- Page 37 and 38: Transaction InterfaceTable 2-17:cfg
- Page 39 and 40: Transaction InterfaceTable 2-18:Use
- Page 41 and 42: Transaction InterfaceTable 2-19:Err
- Page 43 and 44: PCI Configuration SpaceTable 2-21:
- Page 45 and 46: PCI Configuration SpaceTable 2-22:C
- Page 47 and 48: PCI Configuration SpaceTable 2-22:C
- Page 49 and 50: Chapter 3Designing with the CoreThi
- Page 51 and 52: General Design GuidelinesX-Ref Targ
- Page 53 and 54: General Design GuidelinesX-Ref Targ
- Page 55 and 56:
General Design GuidelinesX-Ref Targ
- Page 57 and 58:
General Design Guidelinesaccepted b
- Page 59 and 60:
General Design GuidelinesX-Ref Targ
- Page 61 and 62:
General Design Guidelinesplaces a v
- Page 63 and 64:
General Design Guidelinesthe user c
- Page 65 and 66:
General Design GuidelinesNon-Posted
- Page 67 and 68:
General Design GuidelinesPacket Dat
- Page 69 and 70:
General Design GuidelinesFor a Memo
- Page 71 and 72:
General Design GuidelinesApplicatio
- Page 73 and 74:
General Design GuidelinesX-Ref Targ
- Page 75 and 76:
General Design GuidelinesX-Ref Targ
- Page 77 and 78:
General Design Guidelinesbe asserte
- Page 79 and 80:
General Design GuidelinesStreaming
- Page 81 and 82:
General Design GuidelinesBitrx_is_s
- Page 83 and 84:
General Design GuidelinesTable 3-7:
- Page 85 and 86:
General Design Guidelinesm_axis_rx_
- Page 87 and 88:
General Design GuidelinesX-Ref Targ
- Page 89 and 90:
General Design GuidelinesX-Ref Targ
- Page 91 and 92:
General Design GuidelinesPacket Dat
- Page 93 and 94:
General Design GuidelinesFigure 3-5
- Page 95 and 96:
General Design GuidelinesTable 3-9:
- Page 97 and 98:
General Design GuidelinesCore Buffe
- Page 99 and 100:
General Design GuidelinesTable 3-12
- Page 101 and 102:
General Design GuidelinesX-Ref Targ
- Page 103 and 104:
General Design GuidelinesThe Link P
- Page 105 and 106:
General Design GuidelinesX-Ref Targ
- Page 107 and 108:
General Design GuidelinesDirected L
- Page 109 and 110:
General Design GuidelinesDesign wit
- Page 111 and 112:
General Design Guidelinescfg_dstatu
- Page 113 and 114:
General Design Guidelinescfg_dcomma
- Page 115 and 116:
General Design GuidelinesTable 3-24
- Page 117 and 118:
General Design GuidelinesX-Ref Targ
- Page 119 and 120:
General Design GuidelinesTable 3-30
- Page 121 and 122:
General Design GuidelinesTable 3-32
- Page 123 and 124:
General Design GuidelinesAdvanced E
- Page 125 and 126:
General Design Guidelines• User I
- Page 127 and 128:
General Design GuidelinesError Type
- Page 129 and 130:
General Design GuidelinesTable 3-38
- Page 131 and 132:
General Design GuidelinesX-Ref Targ
- Page 133 and 134:
General Design GuidelinesIf the cfg
- Page 135 and 136:
General Design GuidelinesTable 3-40
- Page 137 and 138:
General Design GuidelinesTable 3-40
- Page 139 and 140:
General Design GuidelinesTable 3-40
- Page 141 and 142:
General Design Guidelines° The cor
- Page 143 and 144:
General Design GuidelinesTable 3-42
- Page 145 and 146:
General Design Guidelines• The co
- Page 147 and 148:
General Design GuidelinesLane Becom
- Page 149 and 150:
General Design GuidelinesOther Cons
- Page 151 and 152:
General Design GuidelinesTable 3-46
- Page 153 and 154:
General Design GuidelinesTable 3-46
- Page 155 and 156:
General Design GuidelinesTable 3-46
- Page 157 and 158:
General Design GuidelinesTable 3-46
- Page 159 and 160:
General Design GuidelinesTable 3-46
- Page 161 and 162:
General Design GuidelinesX-Ref Targ
- Page 163 and 164:
General Design GuidelinesX-Ref Targ
- Page 165 and 166:
General Design GuidelinesIn general
- Page 167 and 168:
General Design GuidelinesendendWhen
- Page 169 and 170:
General Design GuidelinesThe steps
- Page 171 and 172:
General Design GuidelinesPROM Selec
- Page 173 and 174:
General Design Guidelines• Board/
- Page 175 and 176:
General Design GuidelinesX-Ref Targ
- Page 177 and 178:
General Design GuidelinesDoing so e
- Page 179 and 180:
General Design GuidelinesNET "pcie_
- Page 181 and 182:
General Design Guidelinesinit_count
- Page 183 and 184:
General Design GuidelinesExample 1:
- Page 185 and 186:
General Design Guidelines50 ms (T P
- Page 187 and 188:
ClockingX-Ref Target - Figure 3-87E
- Page 189 and 190:
ResetsResetsThe 7 Series FPGAs Inte
- Page 191 and 192:
FPGA ConfigurationConfiguration Man
- Page 193 and 194:
FPGA ConfigurationChoosing the appr
- Page 195 and 196:
FPGA Configurationmother boards and
- Page 197 and 198:
FPGA Configuration3. Wait for asser
- Page 199 and 200:
FPGA ConfigurationWorkarounds for C
- Page 201 and 202:
Chapter 4Customizing and Generating
- Page 203 and 204:
GUITable 4-1: Lane Width and Produc
- Page 205 and 206:
GUIX-Ref Target - Figure 4-2Figure
- Page 207 and 208:
GUIWhen configuring the core as an
- Page 209 and 210:
GUIConfiguration Register SettingsT
- Page 211 and 212:
GUIX-Ref Target - Figure 4-6Figure
- Page 213 and 214:
GUI• Completion Timeout Ranges Su
- Page 215 and 216:
GUI• Hot-Plug Surprise: When set,
- Page 217 and 218:
GUI• Per Vector Masking Capable:
- Page 219 and 220:
GUI• No Soft Reset: Checking this
- Page 221 and 222:
GUIVendor Specific Capability• Ve
- Page 223 and 224:
GUI• Number of RBARs: Number of r
- Page 225 and 226:
GUIAdvanced SettingsThe Advanced Se
- Page 227 and 228:
GUItime that rx_np_ok is deasserted
- Page 229 and 230:
Output GenerationOutput GenerationE
- Page 231 and 232:
Chapter 5Constraining the CoreThe X
- Page 233 and 234:
Core I/O Assignmentsdesigned for sp
- Page 235 and 236:
Supported Core Pinoutslayout requir
- Page 237 and 238:
Supported Core PinoutsTable 5-2:Pac
- Page 239 and 240:
Directory and File ContentsAs indic
- Page 241 and 242:
Directory and File ContentsTable 6-
- Page 243 and 244:
Example Design• The Root Port Mod
- Page 245 and 246:
Generating the CoreX-Ref Target - F
- Page 247 and 248:
Generating the CoreX-Ref Target - F
- Page 249 and 250:
Generating the CoreX-Ref Target - F
- Page 251 and 252:
ImplementationX-Ref Target - Figure
- Page 253 and 254:
SimulationSetting Up for Simulation
- Page 255 and 256:
Programmed Input/Output: Endpoint E
- Page 257 and 258:
Programmed Input/Output: Endpoint E
- Page 259 and 260:
Programmed Input/Output: Endpoint E
- Page 261 and 262:
Programmed Input/Output: Endpoint E
- Page 263 and 264:
Programmed Input/Output: Endpoint E
- Page 265 and 266:
Programmed Input/Output: Endpoint E
- Page 267 and 268:
Programmed Input/Output: Endpoint E
- Page 269 and 270:
Root Port Model Test Bench for Endp
- Page 271 and 272:
Root Port Model Test Bench for Endp
- Page 273 and 274:
Root Port Model Test Bench for Endp
- Page 275 and 276:
Root Port Model Test Bench for Endp
- Page 277 and 278:
Root Port Model Test Bench for Endp
- Page 279 and 280:
Root Port Model Test Bench for Endp
- Page 281 and 282:
Root Port Model Test Bench for Endp
- Page 283 and 284:
Root Port Model Test Bench for Endp
- Page 285 and 286:
Chapter 8Example Design and Model T
- Page 287 and 288:
Configurator Example DesignX-Ref Ta
- Page 289 and 290:
Configurator Example DesignConfigur
- Page 291 and 292:
Endpoint Model Test Bench for Root
- Page 293 and 294:
Endpoint Model Test Bench for Root
- Page 295 and 296:
Chapter 9Customizing and Generating
- Page 297 and 298:
GUITable 9-1: Lane Width and Produc
- Page 299 and 300:
GUIX-Ref Target - Figure 9-2Figure
- Page 301 and 302:
GUIPrefetchability is the ability o
- Page 303 and 304:
GUI• Subsystem ID: Further qualif
- Page 305 and 306:
GUIX-Ref Target - Figure 9-5Figure
- Page 307 and 308:
GUI• Device Capabilities2 Registe
- Page 309 and 310:
GUILegacy Interrupt Settings• Ena
- Page 311 and 312:
GUI• D2 Support: When selected, t
- Page 313 and 314:
GUIVendor Specific Capability• Ve
- Page 315 and 316:
GUI• BARn Index Value: Sets the i
- Page 317 and 318:
GUIX-Ref Target - Figure 9-11Figure
- Page 319 and 320:
GUI• Pipeline Registers for Trans
- Page 321 and 322:
Chapter 10Constraining the CoreThe
- Page 323 and 324:
Core I/O AssignmentsDevice Selectio
- Page 325 and 326:
Supported Core PinoutsPCIe® block,
- Page 327 and 328:
Supported Core PinoutsTable 10-2:Pa
- Page 329 and 330:
Chapter 11Getting Started Example D
- Page 331 and 332:
Directory and File ContentsTable 11
- Page 333 and 334:
Directory and File ContentsTable 11
- Page 335 and 336:
Example DesignTable 11-11:sample_te
- Page 337 and 338:
Generating the CoreX-Ref Target - F
- Page 339 and 340:
Generating the CoreX-Ref Target - F
- Page 341 and 342:
ImplementationImplementationAfter g
- Page 343 and 344:
SimulationSimulator Requirements7 S
- Page 345 and 346:
Programmed Input/Output: Endpoint E
- Page 347 and 348:
Programmed Input/Output: Endpoint E
- Page 349 and 350:
Programmed Input/Output: Endpoint E
- Page 351 and 352:
Programmed Input/Output: Endpoint E
- Page 353 and 354:
Programmed Input/Output: Endpoint E
- Page 355 and 356:
Programmed Input/Output: Endpoint E
- Page 357 and 358:
Programmed Input/Output: Endpoint E
- Page 359 and 360:
Root Port Model Test Bench for Endp
- Page 361 and 362:
Root Port Model Test Bench for Endp
- Page 363 and 364:
Root Port Model Test Bench for Endp
- Page 365 and 366:
Root Port Model Test Bench for Endp
- Page 367 and 368:
Root Port Model Test Bench for Endp
- Page 369 and 370:
Root Port Model Test Bench for Endp
- Page 371 and 372:
Root Port Model Test Bench for Endp
- Page 373 and 374:
Root Port Model Test Bench for Endp
- Page 375 and 376:
Chapter 13Example Design and Model
- Page 377 and 378:
Configurator Example DesignX-Ref Ta
- Page 379 and 380:
Configurator Example DesignConfigur
- Page 381 and 382:
Endpoint Model Test Bench for Root
- Page 383 and 384:
Endpoint Model Test Bench for Root
- Page 385 and 386:
Appendix AMigratingThis appendix de
- Page 387 and 388:
Migration Considerations• cfg_err
- Page 389 and 390:
TRN to AXI Migration Considerations
- Page 391 and 392:
TRN to AXI Migration Considerations
- Page 393 and 394:
TRN to AXI Migration Considerations
- Page 395 and 396:
TRN to AXI Migration Considerations
- Page 397 and 398:
Appendix BDebuggingThis appendix pr
- Page 399 and 400:
Debug ToolsAdditional files might b
- Page 401 and 402:
Debug ToolsX-Ref Target - Figure B-
- Page 403 and 404:
Hardware DebugX-Ref Target - Figure
- Page 405 and 406:
Hardware DebugX-Ref Target - Figure
- Page 407 and 408:
Hardware DebugDebugging PCI Configu
- Page 409 and 410:
Hardware DebugX-Ref Target - Figure
- Page 411 and 412:
Hardware DebugTable B-1:CFG_DSTATUS
- Page 413 and 414:
Simulation Debug• Detailed descri
- Page 415 and 416:
Simulation Debug# [ 4995000] : Syst
- Page 417 and 418:
Simulation DebugItems to include wh
- Page 419 and 420:
General Considerations and Concepts
- Page 421 and 422:
Methods of Managing Completion Spac
- Page 423 and 424:
Methods of Managing Completion Spac
- Page 425 and 426:
Appendix DPCIE_2_1 Port Description
- Page 427 and 428:
Transaction Layer InterfaceTable D-
- Page 429 and 430:
Transaction Layer InterfaceTable D-
- Page 431 and 432:
GTX Transceiver InterfaceTable D-3:
- Page 433 and 434:
GTX Transceiver InterfaceTable D-4:
- Page 435 and 436:
GTX Transceiver InterfaceTable D-4:
- Page 437 and 438:
GTX Transceiver InterfaceTable D-5:
- Page 439 and 440:
Configuration Management InterfaceT
- Page 441 and 442:
Configuration Management InterfaceT
- Page 443 and 444:
Configuration Management InterfaceT
- Page 445 and 446:
Configuration Management InterfaceT
- Page 447 and 448:
Configuration Management InterfaceT
- Page 449 and 450:
Configuration Management InterfaceT
- Page 451 and 452:
Configuration Management InterfaceT
- Page 453 and 454:
Configuration Management InterfaceT
- Page 455 and 456:
Configuration Management InterfaceT
- Page 457 and 458:
Configuration Management InterfaceT
- Page 459 and 460:
Configuration Management InterfaceT
- Page 461 and 462:
Configuration Management InterfaceT
- Page 463 and 464:
Configuration Management InterfaceT
- Page 465 and 466:
Configuration Management InterfaceT
- Page 467 and 468:
Configuration Management InterfaceT
- Page 469 and 470:
Dynamic Reconfiguration Port Interf
- Page 471 and 472:
TL2 Interface PortsTable D-17: TL2
- Page 473 and 474:
Technical Support- PCI Express Card