Architecture Modeling - SPES 2020

More documents

Recommendations

Info

idle idle idle e1 e1 e1 pre e2 && (clk>0) |fail:=true e3 |clk:=0 clk>0 e2 && (clk==0) |fail:=true e2 && (clk==0) whenever e1 occurs e2 does not occur during ]e3,e4]. pre e4 |fail:=true whenever e1 occurs e2 occurs during ]e3,e4[. pre e4 Architecture Modeling e3 |clk:=0 clk>0 e4 && (clk==0) |fail:=true e3 |clk:=0 clk>0 |fail:=true e4 && (clk==0) in e2 && (clk==0) whenever e1 occurs e2 does not occur during ]e3,e4[. Definition of semantics with attributes flowing and once: Not supported in this version in e2 && (clk==0) in e4 |clk:=0 e2 && (clk>0) |clk:=0 e2 && (clk>0) |clk:=0 sOut sOut sOut 126/ 156
Pattern whenever event occurs condition holds [during interval] F2: If the event occurs it has to be ensured that the condition is valid during the specified interval or, if there is no interval specified, forever. Natural Language Requirement: If the start button gets pushed signal a and signal be shall be equal for at least 5 seconds. Pattern based RSL: whenever StartButtonPushed occurs (SigA == SigB) holds during [0s,5s]. Observers for iterative interpretation with open and closed intervals with events: e2 && (clk==0) |fail:=true e1 idle pre e1 idle pre idle e1 e2 && (clk==0) |fail:=true pre !(c) |fail:=true !(c) |clk:=0 !(c) |clk:=0 sIn e2 clk>0 e2 && (clk>0) !(c) && (clk==0) |fail:=true whenever e1 occurs (c) holds during [e2,e3]. e3 !(c) |clk:=0 !(c) && (clk>0) |fail:=true Architecture Modeling !(c) |clk:=0 sIn e2 clk>0 |fail:=true e2 && (clk>0) e3 && (clk==0) whenever e1 occurs (c) holds during [e2,e3[. e2 |clk:=0 clk>0 !(c) && (clk==0) !(c) && (clk==0) |fail:=true whenever e1 occurs (c) holds during ]e2,e3]. in in in e3 |clk:=0 e3 |clk:=0 !(c) |clk:=0 sOut sOut sOut 127/ 156
Page 1 and 2:
Architecture Modeling ∗ Andreas B
Page 3 and 4:
Contents 1 Introduction 1 2 Quick-T
Page 5 and 6:
1 Introduction This document propos
Page 7 and 8:
Architecture Modeling allowing to m
Page 9 and 10:
Architecture Modeling creating a vi
Page 11 and 12:
Architecture Modeling the design it
Page 13 and 14:
Architecture Modeling of the logica
Page 15 and 16:
Architecture Modeling realization o
Page 17 and 18:
Architecture Modeling can usually o
Page 19 and 20:
3 The Architecture Meta-Model In Se
Page 21 and 22:
Abstraction-Levels (detail increase
Page 23 and 24:
3.2.2 Functional Perspective Archit
Page 25 and 26:
Architecture Modeling The semantics
Page 27 and 28:
Architecture Modeling expressed by
Page 29 and 30:
Architecture Modeling computing cap
Page 31 and 32:
3.2.5 Geometrical Perspective Archi
Page 33 and 34:
ShapeCompositionOperator intersecti
Page 35 and 36:
Architecture Modeling The constrain
Page 37 and 38:
Architecture Modeling of particular
Page 39 and 40:
Architecture Modeling Shape that de
Page 41 and 42:
Architecture Modeling Conjugation o
Page 43 and 44:
RichComponent Architecture Modeling
Page 45 and 46:
MultiplicityElement +part 0..* Rich
Page 47 and 48:
ComponentC Architecture Modeling pa
Page 49 and 50:
4 Steps in Component-Based Design T
Page 51 and 52:
Architecture Modeling Assume/guaran
Page 53 and 54:
Architecture Modeling When specifyi
Page 55 and 56:
Architecture Modeling next selectio
Page 57 and 58:
Architecture Modeling ports must ha
Page 59 and 60:
established if (and only if): Archi
Page 61 and 62:
12°C < tempSelect < 35°C actTemp
Page 63 and 64:
Architecture Modeling The component
Page 65 and 66:
Architecture Modeling 4.3.2 Establi
Page 67 and 68:
Architecture Modeling a mapping is
Page 69 and 70:
Architecture Modeling Another impor
Page 71 and 72:
5 Using the Architecture Meta-Model
Page 73 and 74:
Architecture Modeling Design proces
Page 75 and 76:
Architecture Modeling abstraction l
Page 77 and 78:
Pwr1 Pedal_Pos1 Pwr2 Pedal_Pos2 CMD
Page 79 and 80: Architecture Modeling Figure 5.4: O
Page 81 and 82: Architecture Modeling Figure 5.7: L
Page 83 and 84: Architecture Modeling Figure 5.9: T
Page 85 and 86: Architecture Modeling Figure 5.12:
Page 89 and 90: Architecture Modeling However this
Page 91 and 92: Architecture Modeling The considera
Page 97 and 98: Architecture Modeling tasks Command
Page 99 and 100: Architecture Modeling of the V, suc
Page 101 and 102: Architecture Modeling thus decorate
Page 103 and 104: Architecture Modeling In summary, P
Page 105 and 106: Architecture Modeling OEMs are incr
Page 107 and 108: Architecture Modeling provide effec
Page 111 and 112: Architecture Modeling patterns, cap
Page 113 and 114: Architecture Modeling 6.1 Syntax an
Page 115 and 116: 6.1.1.1.1 Attribuute Definit tion a
Page 117 and 118: Constrrain Eventts with Co ondition
Page 119 and 120: These events used in the “and the
Page 121 and 122: Formalization: whenever StartButton
Page 123 and 124: Architecture Modeling Basic bloock
Page 125 and 126: 6.1.1.1.1.3 Conditions Conditions c
Page 127 and 128: 6.1.1.1.2.2 Seammless Con ncatenati
Page 129: e3 && (clk==0) e1 idle pre e1 idle
Page 133 and 134: If the brake force is above 80% for
Page 135 and 136: Pattern S3: Failure shall not be ca
Page 137 and 138: Pattern S9: failureCondition failur
Page 139 and 140: Pattern R2: Event occurs each perio
Page 141 and 142: idle e1 |clk:=0 e2 && (l
Page 143 and 144: The function : allocates a singl
Page 145 and 146: Examplees of clocks: • Run: {c=0@
Page 147 and 148: Architecture Modeling 1. For σ ∈
Page 149 and 150: Architecture Modeling Traces accord
Page 151 and 152: Architecture Modeling Definition 6.
Page 153 and 154: Architecture Modeling the one given
Page 155 and 156: Architecture Modeling Decomposition
Page 157 and 158: Bibliography [1] ARINC 653 - Avioni
Page 159 and 160: Architecture Modeling [26] Holger G
show all

Architecture Modeling - SPES 2020

Create successful ePaper yourself

Delete template?

Save as template?